Article

Reducing fine-grain communication overhead in multithread code generation for heterogeneous MPSoC

Authors:

Lisane Brisolara,

Ahmed JerrayaAuthors Info & Claims

SCOPES '07: Proceedingsof the 10th international workshop on Software & compilers for embedded systems

Pages 81 - 89

https://doi.org/10.1145/1269843.1269855

Published: 20 April 2007 Publication History

Abstract

Heterogeneous MPSoCs present unique opportunities for emerging embedded applications, which require both high-performance and programmability. Although, software programming for these MPSoC architectures requires tedious and error-prone tasks, thereby automatic code generation tools are required. A code generation method based on fine-grain specification can provide more design space and optimization opportunities, such as exploiting fine-level parallelism and more efficient partitions. However, when partitioned, fine-grain models may require a large number of inter-processor communications, decreasing the overall system performance. This paper presents a Simulink-based multithread code generation method, which applies Message Aggregation optimization technique to reduce the number of inter-processor communications. This technique reduces the communication overheads in terms of execution time by reduction on the number of messages exchanged and in terms of memory size by the reduction on the number of channels. The paper also presents experiment results for one multimedia application, showing performance improvements and memory reduction obtained with Message Aggregation technique.

References

[1]

A. A. Jerraya, W. Wolf, H. Tenhunen, Guest Editors. IEEE Computer, Special Issue on MPSoC. v. 38, n. 7, pp. 36--40, July 2005.

Digital Library

[2]

R. Kumar et al. Heterogeneous Chip Multiprocessors. In IEEE Computer, v. 38, issue 11, Nov. 2005.

Digital Library

[3]

G. Khan, D. B. MacQueen. "Coroutines and Networks of Parallel Processes," In B. Gilchrist, editor, Information Processing 77, Proc., pp. 993--998, Toronto, Canada.

[4]

Lee, E. A., Parks, T. M. "Dataflow process networks," Proc. of the IEEE. v. 83, n.5, pp. 773--801. May, 1995.

[5]

Simulink, Mathworks. http://www.mathworks.com.

[6]

P. Lieverse et al. "A Methodology for Architecture Exploration of Heterogeneous Signal Processing Systems" J. VLSI Signal Processing for Signal, Image, and Video Technology, v.29, n.3, pp. 197--207, Nov. 2001.

Digital Library

[7]

A. D. Pimentel, C. Erbas, S. Polstra. "A Systematic Approach to Exploring Embedded System Architectures at Multiple Abstraction Levels". IEEE Trans. On Computers, v. 55, n. 2, Feb., 2006.

Digital Library

[8]

Artemis Project. http://ce.et.tudelft.nl/artemis/.

[9]

S. K. Dwivedi, A. Kumar, M. Balakrishnan. "Automatic Synthesis of System on Chip Multiprocessor Architectures for Process Networks". Proc of CODES+ISSS'04, Sweden, Sept. 2004.

Digital Library

[10]

J. T. Buck et al. "Ptolemy: A Framework for Simulating and Prototyping Heterogeneous Systems". International Journal of Computer Simulation, v. 4, pp. 155--182.

[11]

S. Ha et al, "Hardware-software codesign of multimedia embedded systems: the PEACE approach", RTCSA, 2006.

Digital Library

[12]

P. Banerjee et al. "The Paradigm Compiler for Distributed-Memory Multicomputers," Computer, v.28, n.10, pp. 37--47, Oct., 1995.

Digital Library

[13]

S. Hiranandani, K. Kennedy, C. Tseng. Compiling Fortran D for MIMD Distributed Memory Machines. Commun. ACM v. 35, n.8, pp. 66--80. 1992.

Digital Library

[14]

G. Chen, F. Li, and M. Kandemir. Compiler-Directed Channel Allocation for Saving Power in On-chip Networks. In: ACM SIGPLAN Notices, v.41, n.1 pp.194--205. 2006.

Digital Library

[15]

Real-Time Workshop. http://www.mathworks.com.

[16]

RTI-MP, http://www.dspaceinc.com/ww/en/inc/home/products/sw/impsw/rtimpblo.cfm.

[17]

K. Popovici et al. "Mixed Hardware Software Multilevel Modeling and Simulation for Multithread Heterogeneous MPSoC". In: VLSI-DAT 2007 (to appear).

[18]

W. Cesario et al. "Multiprocessor SoC Platforms: A Component-Based Design Approach", IEEE Design & Test of Computers, v. 19, n. 6, Nov-Dec, 2002.

Digital Library

[19]

T. Wiegand, et al., "Overview of the H.264/AVC Video Coding Standard", Circuits and Systems for Video Technology, v.13, n.8, pp 560--570, July 2003.

Digital Library

Cited By

Pellegrino MLombardo GCagnoni SPoggi A(2022)High-Performance Computing and ABMS for High-Resolution COVID-19 Spreading SimulationFuture Internet10.3390/fi1403008314:3(83)Online publication date: 11-Mar-2022
https://doi.org/10.3390/fi14030083
Huang KJiang XJiang HZhang XYu MYan RYan X(2019)Fine-Grained Communication-Aware Task Scheduling Approach for Acyclic and Cyclic Applications on MPSoCsIEEE Access10.1109/ACCESS.2019.29116537(54372-54389)Online publication date: 2019
https://doi.org/10.1109/ACCESS.2019.2911653
Zhang XHuang KYu MJiang XYan X(2018)BFCO: A BPSO-Based Fine-Grained Communication Optimization Method for MPSoCIEEE Access10.1109/ACCESS.2018.28130026(18771-18785)Online publication date: 2018
https://doi.org/10.1109/ACCESS.2018.2813002
Show More Cited By

Recommendations

Reducing the overhead of intra-node communication in clusters of SMPs
ISPA'05: Proceedings of the Third international conference on Parallel and Distributed Processing and Applications

This article presents the C++ library vShark which reduces the intra-node communication overhead of parallel programs on clusters of SMPs. The library is built on top of message-passing libraries like MPI to provide thread-safe communication but most ...
Parallel Execution of Radix Sort Program using Fine-grain Communication
PACT '97: Proceedings of the 1997 International Conference on Parallel Architectures and Compilation Techniques

This report presents empirical results of fine-grain communication on the 80-processor EM-X distributed-memory multiprocessor. EM-X has hardware support for low latency, high throughput fine-grain communication -- this hardware support includes packet ...
Architectural Support for Reducing Communication Overhead in Multiprocessor Interconnection Networks
HPCA '97: Proceedings of the 3rd IEEE Symposium on High-Performance Computer Architecture

Modern multicomputer interconnection networks offer the delivery of messages with very low latency. However, the message in-flight time is only a small portion of the total time that is required to send a message from source to destination. For fine to ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

SCOPES '07: Proceedingsof the 10th international workshop on Software & compilers for embedded systems

April 2007

127 pages

ISBN:9781450378345

DOI:10.1145/1269843

Editors:
Heiko Falk
University of Dortmund, Germany
,
Peter Marwedel
University of Dortmund, Germany

Copyright © 2007 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

EDAA: European Design Automation Association
ACE Associated Compiler Experts bv
SIGBED: ACM Special Interest Group on Embedded Systems
Artist2 European NoE

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 20 April 2007

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Acceptance Rates

Overall Acceptance Rate 38 of 79 submissions, 48%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

13
Total Citations
View Citations
437
Total Downloads

Downloads (Last 12 months)1
Downloads (Last 6 weeks)1

Reflects downloads up to 06 Oct 2024

Other Metrics

View Author Metrics

Citations

Cited By

Pellegrino MLombardo GCagnoni SPoggi A(2022)High-Performance Computing and ABMS for High-Resolution COVID-19 Spreading SimulationFuture Internet10.3390/fi1403008314:3(83)Online publication date: 11-Mar-2022
https://doi.org/10.3390/fi14030083
Huang KJiang XJiang HZhang XYu MYan RYan X(2019)Fine-Grained Communication-Aware Task Scheduling Approach for Acyclic and Cyclic Applications on MPSoCsIEEE Access10.1109/ACCESS.2019.29116537(54372-54389)Online publication date: 2019
https://doi.org/10.1109/ACCESS.2019.2911653
Zhang XHuang KYu MJiang XYan X(2018)BFCO: A BPSO-Based Fine-Grained Communication Optimization Method for MPSoCIEEE Access10.1109/ACCESS.2018.28130026(18771-18785)Online publication date: 2018
https://doi.org/10.1109/ACCESS.2018.2813002
Huang KXiu SYu MZhang XYan RYan XLiu Z(2015)Software Pipeline–Based Partitioning Method with Trade-Off between Workload Balance and Communication OptimizationETRI Journal10.4218/etrij.15.0114.050237:3(562-572)Online publication date: 1-Jun-2015
https://doi.org/10.4218/etrij.15.0114.0502
Huang KYu MYan RZhang XYan XBrisolara LJerraya AFeng J(2015)Communication Optimizations for Multithreaded Code Generation from Simulink ModelsACM Transactions on Embedded Computing Systems10.1145/264481114:3(1-26)Online publication date: 21-May-2015
https://dl.acm.org/doi/10.1145/2644811
HUANG KYU MZHANG XZHENG DXIU SYAN RHUANG KLIU ZYAN X(2014)ILP Based Multithreaded Code Generation for Simulink ModelIEICE Transactions on Information and Systems10.1587/transinf.2014PAP0015E97.D:12(3072-3082)Online publication date: 2014
https://doi.org/10.1587/transinf.2014PAP0015
Ozturk OTosun SJeannot EŽilinskas J(2014)Enabling Network Security in HPC Systems Using Heterogeneous CMPsHigh‐Performance Computing on Complex Environments10.1002/9781118711897.ch20(383-399)Online publication date: 18-Apr-2014
https://doi.org/10.1002/9781118711897.ch20
Yan RHuang KYu MZhang X(2013)Communication Pipelining for Code Generation from Simulink ModelsProceedings of the 2013 12th IEEE International Conference on Trust, Security and Privacy in Computing and Communications10.1109/TrustCom.2013.251(1893-1900)Online publication date: 16-Jul-2013
https://dl.acm.org/doi/10.1109/TrustCom.2013.251
Sheng WWiebe AStulova ALeupers RKienhuis BWalters JAscheid G(2012)FIFO Exploration in Mapping Streaming Applications onto the TI OMAP3530 PlatformProceedings of the 2012 IEEE 6th International Symposium on Embedded Multicore SoCs10.1109/MCSoC.2012.15(51-58)Online publication date: 20-Sep-2012
https://dl.acm.org/doi/10.1109/MCSoC.2012.15
Canedo AYoshizawa TKomatsu HDe Micheli GAl-Hashimi BMueller WMacii E(2010)Skewed pipelining for parallel simulink simulationsProceedings of the Conference on Design, Automation and Test in Europe10.5555/1870926.1871142(891-896)Online publication date: 8-Mar-2010
https://dl.acm.org/doi/10.5555/1870926.1871142
Show More Cited By

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents