Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
article

Generalizing parametric timing analysis

Published: 13 June 2007 Publication History

Abstract

In the design of real-time and embedded systems, it is important to establish a bound on the worst-case execution time (WCET) of programs to assure via schedulability analysis that deadlines are not missed. Static WCET analysis is performed by a timing analysis tool. This paper describes novel improvements to such a tool, allowing parametric timing analysis to be performed. Parametric timing analyzers receive an upper bound on the number of loop iterations in terms of an expression which is used to create a parametric formula. This parametric formula is later evaluated to determine the WCET based on input values only known at runtime. Effecting a transformation from a numeric to a parametric timing analyzer requires two innovations: 1) a summation solver capable of summation non-constant expressions and 2) a polynomial data structure which can replace integers as the basis for all calculations. Both additions permit other methods of analysis (e.g. caching, pipeline, constraint) to occur simultaneously. Combining these techniques allows our tool to statically bound the WCET for a larger class of benchmarks.

References

[1]
Aydin, H., Melhem, R., Mosse, D., and Mejia-Alvarez, P., "Power-Aware Scheduling for Periodic Real-Time Tasks," IEEE Transactions on Computers, 53, 5 (May 2004), pp. 584--600.
[2]
Benitez, M.E., and Davidson, J.W., "A Portable Global Optimizer and Linker," Proceedings of the SIGPLAN '88 Symposium on Programming Language Design and Implementation, June 1988, pp. 77 -- 98.
[3]
Healy, C., and Whalley, D., "Automatic Detection and Exploitation of Branch Constraints for Timing Analysis," IEEE Transactions on Software Engineering, August 2002, pp. 763 -- 781.
[4]
Healy, C., Automatic Utilization of Constraints for Timing Analysis, Ph.D. Thesis, Florida State University, 1999.
[5]
Ko, L., Al-Yaqoubi, N., Healy, C., Ratliff, E., Arnold, R., Whalley, D., and Harmon, M., "Timing Constraint Specification and Analysis," Software Practice and Experience, January 1999, pp. 77 -- 98.
[6]
Mohan, S., Mueller, F., Hawkins, W., Root, M., Healy, C., and Whalley, D., "ParaScale: Exploiting Parametric Timing Analysis for Real-Time Schedulers and Dynamic Voltage Scaling," Proceedings of the IEEE Real-Time Systems Symposium, December 2005, pp. 233 -- 242.
[7]
Pillai, P., and Shin, K., "Real-Time Dynamic Voltage Scaling for Low-Power Embedded Operating Systems," Proceedings of the 18 th ACM symposium on Operating Systems Principles, 2001, pp. 89 -- 102.
[8]
Sakellariou, R., Symbolic Evaluation of Sums for Parallelising Compilers, Wissenchaft & Technik Verlag, Proceedings of the 15 th IMACS World Congress on Scientific Computation, Modeling and Applied Mathematics, 1997.
[9]
Vivancos, E., Healy, C., Mueller F., and Whalley, D., "Parametric Timing Analysis," Proceedings of the ACM SIGPLAN Workshop on Languages, Compilers and Tools for Embedded Systems, June 2001, pp. 88 -- 93.
[10]
Zinner, C., and Kubinger, W., "ROS-DMA: a DMA Double Buffering Method for Embedded Image Processing with Resource Optimized Slicing," Proceedings of the 12 th IEEE Real-Time and Embedded Technology and Applications Symposium, April 2006, pp. 361 -- 372.

Cited By

View all

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM SIGPLAN Notices
ACM SIGPLAN Notices  Volume 42, Issue 7
Proceedings of the 2007 LCTES conference
July 2007
241 pages
ISSN:0362-1340
EISSN:1558-1160
DOI:10.1145/1273444
Issue’s Table of Contents
  • cover image ACM Conferences
    LCTES '07: Proceedings of the 2007 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems
    June 2007
    258 pages
    ISBN:9781595936325
    DOI:10.1145/1254766
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 13 June 2007
Published in SIGPLAN Volume 42, Issue 7

Check for updates

Author Tags

  1. parametric timing analysis
  2. worst-case execution time (WCET) analysis

Qualifiers

  • Article

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)1
  • Downloads (Last 6 weeks)0
Reflects downloads up to 23 Dec 2024

Other Metrics

Citations

Cited By

View all
  • (2024)Parametric WCET as a function of procedure argumentsJournal of Systems Architecture: the EUROMICRO Journal10.1016/j.sysarc.2024.103086148:COnline publication date: 1-Mar-2024
  • (2023)WCET analysis with procedure arguments as parametersProceedings of the 31st International Conference on Real-Time Networks and Systems10.1145/3575757.3593655(11-22)Online publication date: 7-Jun-2023
  • (2016)Nonlinear approach for estimating WCET during programming phaseCluster Computing10.1007/s10586-016-0606-519:3(1449-1459)Online publication date: 1-Sep-2016
  • (2011)Parametric Software MetricSoftware Engineering and Computer Systems10.1007/978-3-642-22203-0_23(266-273)Online publication date: 2011
  • (2010)Compositional timing analysis2010 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation10.1109/ICSAMOS.2010.5642071(144-151)Online publication date: Jul-2010
  • (2020)Predictable Vision for Autonomous Systems2020 IEEE 23rd International Symposium on Real-Time Distributed Computing (ISORC)10.1109/ISORC49007.2020.00025(116-123)Online publication date: May-2020
  • (2014)Architecture-parametric timing analysis2014 IEEE 19th Real-Time and Embedded Technology and Applications Symposium (RTAS)10.1109/RTAS.2014.6926002(189-200)Online publication date: Apr-2014
  • (2013)Petri Net-Based FTL Architecture for Parametric WCET Estimation via FTL Operation Sequence DerivationIEEE Transactions on Computers10.1109/TC.2012.11462:11(2238-2251)Online publication date: 1-Nov-2013
  • (2012)Normalisation of Loops with Covariant VariablesElectronic Notes in Theoretical Computer Science (ENTCS)10.1016/j.entcs.2012.11.005289(41-51)Online publication date: 1-Dec-2012
  • (2011)Precise and efficient parametric path analysisACM SIGPLAN Notices10.1145/2016603.196769746:5(141-150)Online publication date: 11-Apr-2011
  • Show More Cited By

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media