research-article

A commitment-based management strategy for the performance and reliability enhancement of flash-memory storage systems

Authors:

Yuan-Hao Chang,

Tei-Wei KuoAuthors Info & Claims

DAC '09: Proceedings of the 46th Annual Design Automation Conference

Pages 858 - 863

https://doi.org/10.1145/1629911.1630130

Published: 26 July 2009 Publication History

Abstract

Cost has been a major driving force in the development of the flash memory technology, but has also introduced serious challenges on reliability and performance for future products. In this work, we propose a commitment-based management strategy to resolve the reliability problem of many flash-memory products. A three-level address translation architecture with an adaptive block mapping mechanism is proposed to accelerate the address translation process with a limited amount of the RAM usage. Parallelism of operations over multiple chips is also explored with the considerations of the write constraints of multi-level-cell flash memory chips.

References

[1]

Flash File System. US Patent 540,448. In Intel Corporation.

[2]

FTL Logger Exchanging Data with FTL Systems. Technical report, Intel Corporation.

[3]

Flash-memory Translation Layer for NAND flash (NFTL). M-Systems, 1998.

[4]

Understanding the Flash Translation Layer (FTL) Specification. Technical report, Intel Corporation, Dec 1998.

[5]

A. Ban. Wear Leveling of Static Areas in Flash Memory. US Patent 6,732,221. M-systems, 2004.

[6]

A. Ben-Aroya and S. Toledo. Competitive Analysis of Flash-memory Algorithms. In the 14th Conference on Annual European Symposium (ESA), pages 100--111, 2006.

Digital Library

[7]

L.-P. Chang and T.-W. Kuo. An Adaptive Striping Architecture for Flash Memory Storage Systems of Embedded Systems. In the IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), pages 187--196, 2002.

Digital Library

[8]

Y.-H. Chang, J.-W. Hsieh, and T.-W. Kuo. Endurance Enhancement of Flash-Memory Storage Systems: An Efficient Static Wear Leveling Design. In the 44th ACM/IEEE Design Automation Conference (DAC), June 2007.

Digital Library

[9]

A. O. Company. Yet Another Flash Filing System.

[10]

R. Dan and R. Singer. Implementing MLC NAND Flash Memory for Cost-Effective, High-capacity Memory. M-Systems, September 2003.

[11]

DRAMeXchange. Flash Contract Price, http://www.dramexchange.com/, 03 2008.

[12]

H. Kim and S. Ahn. BPLRU: A Buffer Management Scheme for Improving Random Writes in Flash Storage. In the 6th USENIX Conference on File and Storage Technologies (FAST), pages 239--252, 2008.

Digital Library

[13]

T.-W. Kuo, Y.-H. Chang, P.-C. Huang, and C.-W. Chang. Special Issues in Flash. In the IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 2008.

[14]

J.-H. Lin, Y.-H. Chang, J.-W. Hsieh, T.-W. Kuo, and C.-C. Yang. A NOR Emulation Strategy over NAND Flash Memory. In the 13th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA), pages 95--102, 2007.

Digital Library

[15]

Samsung Electronics. K9GAG08U0M 2G x 8bit NAND Flash Memory Data Sheet, Sep. 2006.

[16]

M. Spivak and S. Toledo. Storing a Persistent Transactional Object Heap on Flash Memory. In the 2006 ACM Conference on Language, Compilers, and Tool Support for Embedded Systems (LCTES), pages 22--33, 2006.

Digital Library

[17]

D. Woodhouse. JFFS: The Journalling Flash File System. In Ottawa Linux Symposium, 2001.

[18]

C.-H. Wu and T.-W. Kuo. An Adaptive Two-level Mnagement for the Flash Translation Layer in Embedded Systems. In the IEEE/ACM Iinternational Conference on Computer-Aided Design (ICCAD), pages 601--606, 2006.

Digital Library

[19]

S. yeong Park, D. Jung, J. uk Kang, J. soo Kim, and J. Lee. CFLRU: a Replacement Algorithm for Flash Memory. In the International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES), 2006.

Digital Library

Cited By

Wang TTsao CChang YKuo T(2023)Retention-Aware Read Acceleration Strategy for LDPC-Based NAND Flash MemoryIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2023.328932842:12(4597-4605)Online publication date: Dec-2023
https://doi.org/10.1109/TCAD.2023.3289328
Chen TChi SYang MChien T(2021)Enabling the Duo-phase Data Management to Realize Longevity Bit-alterable Flash MemoryIEEE Transactions on Computers10.1109/TC.2021.3116862(1-1)Online publication date: 2021
https://doi.org/10.1109/TC.2021.3116862
Tan JYan KSong SFu X(2020)Energy-Efficient GPU L2 Cache Design Using Instruction-Level Data Locality SimilarityACM Transactions on Design Automation of Electronic Systems10.1145/340806025:6(1-18)Online publication date: 18-Aug-2020
https://dl.acm.org/doi/10.1145/3408060
Show More Cited By

Index Terms

A commitment-based management strategy for the performance and reliability enhancement of flash-memory storage systems
1. Computer systems organization
  1. Embedded and cyber-physical systems
    1. Embedded systems
2. Software and its engineering
  1. Software organization and properties
    1. Contextual software domains
      1. Operating systems
        Memory management
        Secondary storage
    2. Software system structures
      1. Embedded software
      2. Real-time systems software

Recommendations

Endurance enhancement of flash-memory storage systems: an efficient static wear leveling design
DAC '07: Proceedings of the 44th annual Design Automation Conference

This work is motivated by the strong demand of reliability enhancement over flash memory. Our objective is to improve the endurance of flash memory with limited overhead and without many modifications to popular implementation designs, such as Flash ...
Performance Trade-Offs in Using NVRAM Write Buffer for Flash Memory-Based Storage Devices

While NAND flash memory is used in a variety of end-user devices, it has a few disadvantages, such as asymmetric speed of read and write operations, inability to in-place updates, among others. To overcome these problems, various flash-aware strategies ...
Read leveling for flash storage systems
SYSTOR '15: Proceedings of the 8th ACM International Systems and Storage Conference

Due to its several attractive benefits such as shock resistance, energy efficiency, and space-efficient form factor, flash memory is now applied to a wide range of electronics. Typically, since write requests are harmful to the health of flash memory, ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

DAC '09: Proceedings of the 46th Annual Design Automation Conference

July 2009

994 pages

ISBN:9781605584973

DOI:10.1145/1629911

Copyright © 2009 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

EDAC: Electronic Design Automation Consortium
SIGDA: ACM Special Interest Group on Design Automation
IEEE-CAS: Circuits & Systems

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 26 July 2009

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Funding Sources

Ministry of Economic Affairs
National Science Council Taiwan
Excellent Research Projects of National Taiwan University

Conference

DAC '09

Sponsor:

EDAC
SIGDA
IEEE-CAS

DAC '09: The 46th Annual Design Automation Conference 2009

July 26 - 31, 2009

California, San Francisco

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

52
Total Citations
View Citations
349
Total Downloads

Downloads (Last 12 months)3
Downloads (Last 6 weeks)0

Reflects downloads up to 27 Feb 2025

Other Metrics

View Author Metrics

Citations

Cited By

Wang TTsao CChang YKuo T(2023)Retention-Aware Read Acceleration Strategy for LDPC-Based NAND Flash MemoryIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2023.328932842:12(4597-4605)Online publication date: Dec-2023
https://doi.org/10.1109/TCAD.2023.3289328
Chen TChi SYang MChien T(2021)Enabling the Duo-phase Data Management to Realize Longevity Bit-alterable Flash MemoryIEEE Transactions on Computers10.1109/TC.2021.3116862(1-1)Online publication date: 2021
https://doi.org/10.1109/TC.2021.3116862
Tan JYan KSong SFu X(2020)Energy-Efficient GPU L2 Cache Design Using Instruction-Level Data Locality SimilarityACM Transactions on Design Automation of Electronic Systems10.1145/340806025:6(1-18)Online publication date: 18-Aug-2020
https://dl.acm.org/doi/10.1145/3408060
Lezos CDimitroulakos GLatifis IMasselos K(2020)A Locality Optimizer for Loop-dominated Applications Based on Reuse Distance AnalysisACM Transactions on Design Automation of Electronic Systems10.1145/339818925:6(1-26)Online publication date: 2-Sep-2020
https://dl.acm.org/doi/10.1145/3398189
Ma CWang YShen ZChen RWang ZShao Z(2020)MNFTLACM Transactions on Design Automation of Electronic Systems10.1145/339803725:6(1-19)Online publication date: 12-Aug-2020
https://dl.acm.org/doi/10.1145/3398037
Wu CChang YYang MKuo T(2020)When Storage Response Time Catches Up With Overall Context Switch Overhead, What Is Next?IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2020.301232239:11(4266-4277)Online publication date: Nov-2020
https://doi.org/10.1109/TCAD.2020.3012322
Yang MChang YKuo T(2016)Virtual Flash ChipsIEEE Transactions on Computers10.1109/TC.2015.250656965:9(2872-2883)Online publication date: 1-Sep-2016
https://dl.acm.org/doi/10.1109/TC.2015.2506569
Yang MChang YKuo THuang P(2016)Capacity-Independent Address Mapping for Flash Storage Devices with Explosively Growing CapacityIEEE Transactions on Computers10.1109/TC.2015.242870265:2(448-465)Online publication date: 1-Feb-2016
https://dl.acm.org/doi/10.1109/TC.2015.2428702
Chang YLin PLin YKuo TChang YLi YLi HWang K(2016)An Efficient Sudden-Power-Off-Recovery Design with Guaranteed Booting Time for Solid State Drives2016 IEEE 8th International Memory Workshop (IMW)10.1109/IMW.2016.7493565(1-4)Online publication date: May-2016
https://doi.org/10.1109/IMW.2016.7493565
Chou SChang YYuan-Hung Kua Huang PTsao C(2016)Multi-version checkpointing for flash file systems2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC)10.1109/ASPDAC.2016.7428051(436-443)Online publication date: Jan-2016
https://doi.org/10.1109/ASPDAC.2016.7428051
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Table of Conten