EPIDETOX: an ESL platform for integrated circuit design and tool exploration
Pages 381 - 384
Abstract
This paper presents an electronic system-level integrated development platform, called EPIDETOX, to help designers build transaction level models of IP designs, integrate IP designs into SOC systems, construct system virtual prototypes, and analyze the performance of various application software and hardware. EPIDETOX consists of three parts, namely an integrated design environment, a collection of IP/system designs, and a suite of design tools. With this platform, IP/system designers are allowed to deal with various system-level design issues such as the whole system simulation/verification, algorithm & architecture co-design, low power design, SOC testing/debugging, etc. All the capabilities of EPIDETOX are provided via a friendly graphic user interface, which makes EPIDETOX a powerful and very easy-to-use ESL integrated development platform. Two case studies, one for an H.264 encoder design and the other for SOC test architecture exploration, are provided to demonstrate the effectiveness and efficiency of EPIDETOX in system designs.
References
[1]
L. Cai and D. Gajski, "Transaction Level Modeling: An Overview," International Conference on Hardware/Software Codesign and System Synthesis, pp. 19--24, 2003.
[2]
A. Sangiovanni-Vincentelli, D. Densmore, and R. Passerone, "A Platform-Based Taxonomy for ESL Design," IEEE Design & Test of Computers, VOL. 23, Issue 5, pp. 359--374, 2006.
[3]
A. Sangiovanni-Vincentelli and G. Martin, "Platform-Based Design and Software Design Methodology for Embedded Systems," IEEE Design & Test of Computers, VOL. 18, Issue 6, pp. 23--33, 2001.
[4]
Metropolis. Available: http://embedded.eecs.berkeley.edu/metropolis/tools.html.
[5]
Z. Wang, A. Herkersdorf, W. Haberl, and M. Wechs, "SysCOLA: A Framework for Co-Development of Automotive Software and System Platform," Design Automation Conference, pp. 37--42, 2009.
[6]
V. Reyes, W. Kruijtzer, T. Bautista, G. Alkadi, and A. Nunez, "A Unified System-Level Modeling and Simulation Environment for MPSoC design: MPEG-4 Decoder Case Study," Design, Automation and Test in Europe, pp. 1--6, 2006.
[7]
C. Jalier, D. Lattard, and G. Sassatelli, "A Flexible Modeling and Simulation Framework for Design Space Exploration," International Symposium on System-on-Chip, pp. 1--4, 2008.
[8]
J. Ceng, W. Sheng, J. Castrillon, A. Stulova, R. Leupers, G. Ascheid and H. Meyr, "A High-Level Virtual Platform for Early MPSoC Software Development", International Conference on Hardware/Software Codesign and System Synthesis, pp. 11--20, 2009.
[9]
C. Helmstetter, V. Joloboff, and H. Xiao, "SimSoC: A full system simulation software for embedded systems," Workshop on Open-source Software for Scientific Computation, pp. 49--55, 2009.
[10]
Y. W. Hau, M. Khalil-Hani and M. N. Marsono, "CODESL: A Framework for System-level Modelling, Co-simulation and Design-Space Exploration of Embedded Systems based on System-on-Chip," International Conference on Intelligent Systems, Modelling and Simulation, pp. 122--127, 2010.
[11]
O. Ogawa, S. Noyer, P. Chauvet, K. Shinohara, Y. Watanabe, H. Niizuma, T. Sasaki, and Y. Takai, "A Practical Approach for Bus Architecture Optimization at Transaction Level," Design, Automation and Test in Europe, pp. 176--181, 2003.
[12]
TLM 2.0 User Manual: http://www.systemc.org/downloads/standards/tlm20/
[13]
QEMU-open source processor emulator. 2005. QEMU webpage, Available: http://www.nongnu.org/qemu/.
[14]
OpenESL. http://screamlabopensource.blogspot.com/
[15]
Open SystemC Initiative: http://www.systemc.org/home/
[16]
G. G. (Chris) Lee, Y.-K. Chen, M. Mattavelli, and E. S. Jang, "Algorithm/Architecture Co-Exploration of Visual Computing on Emergent Platforms: Overview and Future Prospects," IEEE Trans. on Circuits and Systems for Video Technology, Vol.19, Iss. 11, pp. 1576--1587, Nov. 2009.
[17]
L.-Y. Chiou, Y.-S. Chen, C.-H. Lee, "System-Level Bus-Based Communication Architecture Exploration Using a Pseudoparallel Algorithm," IEEE Trans. on Computer-Aided Design, VOL. 28, Issue 8, pp. 1213--1223, 2009.
[18]
C.-Y. Chang, C.-Y. Hsiao, K.-J. Lee and A. P. Su, "Transaction Level Modeling and Design Space Exploration for SOC Test Architectures," Asian Test Symposium, pp 200--205, 2009.
Index Terms
- EPIDETOX: an ESL platform for integrated circuit design and tool exploration
Recommendations
SystemC-based HW/SW co-simulation platform for system-on-chip (SoC) design space exploration
The development of digital designs today is much more complex than before, as they now impose more severe demands and require greater number of functionalities to be conceived. The current approach, based on the register transfer level (RTL) design ...
Design as traversal and consequences: an exploration tool for experimental designs
GI '07: Proceedings of Graphics Interface 2007We present a design space explorer for the space of experimental designs. For many design problems, design decisions are determined by the consequences of the design rather than its elemental parts. To support this need, the explorer is constructed to ...
A constructive approach for design space exploration
EICS '13: Proceedings of the 5th ACM SIGCHI symposium on Engineering interactive computing systemsThe co-evolution of different kinds of external representations is essential in Human-Centered Design. It helps design teams to interleave different design activities and to view a design problem from different perspectives. The paper investigates a ...
Comments
Information & Contributors
Information
Published In
Copyright © 2011 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
Sponsors
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 09 October 2011
Check for updates
Author Tags
Qualifiers
- Short-paper
Conference
Acceptance Rates
Overall Acceptance Rate 280 of 864 submissions, 32%
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 91Total Downloads
- Downloads (Last 12 months)2
- Downloads (Last 6 weeks)0
Reflects downloads up to 09 Nov 2024
Other Metrics
Citations
View Options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in