Article

Free access

The Transmogrifier-2: a 1 million gate rapid prototyping system

Authors:

Paul ChowAuthors Info & Claims

FPGA '97: Proceedings of the 1997 ACM fifth international symposium on Field-programmable gate arrays

Pages 53 - 61

https://doi.org/10.1145/258305.258312

Published: 09 February 1997 Publication History

PDF eReader

Abstract

This paper describes the Transmogrifier-2, a second generation multi-FPGA system. The largest version of the system will comprise 16 boards that each contain two Altera 10K50 FPGAs, four I-cube interconnect chips, and up to 8 Mbytes of memory. The inter-FPGA routing architecture of the TM-2 uses a novel interconnect structure, a non-uniform partial crossbar, that provides a constant delay between any two FPGAs in the system. The TM-2 architecture is modular and scalable, meaning that various sized systems can be constructed from the same board, while maintaining routability and the constant delay feature. Other features include a system-level programmable clock that allows single-cycle access to off-chip memory, and programmable clock waveforms with resolution to 10ns. The first Transmogrifier-2 boards have been manufactured and are functional. They have recently been used successfully in some simple graphics acceleration applications.

References

[1]

M. Butts, J. Batcheller, J. Varghese, "An Efficient Logic Emulation System", Proc. ICCD, 1992, pp. 138-141.

Digital Library

Google Scholar

[2]

M. Slimane-Kadi, D. Brasen, G. Saucier, ".4, Fast-FPGA Prototyping System That Uses Inexpensive High-Performance FPiC", in Proc. 2nd Annual Workshop on FPGAs, 1994

Google Scholar

[3]

R. Tessier, J. Babb, M. Dashl, S. Hanon, A. Agarwal, "The Virtual Wires Emulation System: A Gate-Efficient ASIC Prototyping Environment", Proc.2nd Annual Workshop on FPGAs, 1994

Google Scholar

[4]

J. Vuillemin, P. Bertin, D. Roncin, M. Shand, H. Touati, P. Boucard, "Programmable Active Memories: Reconfigurable Systems Come of Age", Proc. IEEE Trans VLSI Systems, March 1996, pp. 56-69

Digital Library

Google Scholar

[5]

J. Arnold, D. Buell, E. Davis, "Splash 2", in Proc. 4th Annual ACM Symp. on Parallel Algorithms and Architectures, pp 316-322, 1992

Digital Library

Google Scholar

[6]

R. Amerson, R. Carter, W. Culbertson, P. Keukes, G. Snider, "Teremae - Configurable Custom Computing", in Proc. FPGA-95, pp 32-29

Digital Library

Google Scholar

[7]

D. Galloway, D. Karchmer, D. Chow, D. Lewis, J. Rose, "The Transmogrifier: The University of Toronto Field- Programmable System", Second Canadian Workshop on Field-Programmable Devices, Kingston, Ontario, June 1994. Also available as CSRI Technical Report 306 via anonymous ftp from ftp:llftp.csri.toronto.edulcsri-technical-reports!3061.

Google Scholar

[8]

P. Chart and M. Schlag, "Architectural Tradeoffs in Programmable-device-Based Computing Systems", in Proc. FPGAs for Custom Computing Machines, 1993, pp 152-161

Google Scholar

[9]

D. Galloway, "The Transmogrifier C Hardware Description Language and Compiler for FPGAs", IEEE Symposium on FPGAs for Custom Computing Machines, FCCM '95, April 1995

Digital Library

Google Scholar

[10]

M. Khalid and J. Rose, "The Effect of Fixed I/O Hn Positioning on The Routability and Speed of FPGAs," Proc. Canadian Workshop of Field-Programmable Devices, FPD 95, pp. 94-102.

Google Scholar

Cited By

View all

Stohmann JHarbich KOlbrich MBarke E(2006)An optimized design flow for fast FPGA-based rapid prototypingField-Programmable Logic and Applications From FPGAs to Computing Paradigm10.1007/BFb0055235(79-88)Online publication date: 27-May-2006
https://doi.org/10.1007/BFb0055235
Ejnioui ARanganathan N(2003)Multiterminal net routing for partial crossbar-based multi-FPGA systemsIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2002.80052311:1(71-78)Online publication date: 1-Feb-2003
https://dl.acm.org/doi/10.1109/TVLSI.2002.800523
Krupnova HMeurou VBarnichon CSerra CMorsi F(2002)How Fast Is Rapid FPGA-based Prototyping: Lessons and Challenges from the Digital TV Design Prototyping ProjectField-Programmable Logic and Applications: Reconfigurable Computing Is Going Mainstream10.1007/3-540-46117-5_5(26-35)Online publication date: 16-Aug-2002
https://doi.org/10.1007/3-540-46117-5_5
Show More Cited By

Index Terms

The Transmogrifier-2: a 1 million gate rapid prototyping system
1. Hardware

Recommendations

The Transmogrifier-2: a 1 million gate rapid-prototyping system

This paper describes the Transmogrifier-2 (TM-2), a second-generation multifield programmable gate array (FPGA) rapid-prototyping system. The largest version of the system will comprise 16 boards that each contain two Altera 10K50 FPGA's, four I-Cube ...
Design of a VLIW Compute Accelerator on the Transmogrifier-2
FCCM '00: Proceedings of the 2000 IEEE Symposium on Field-Programmable Custom Computing Machines

Design of FCCMs is an expensive and time-consuming process, requiring a specialized software and hardware design for each application. A new class of architecture and compiler for customized computers called PECompiler that can automatically generate ...
The Transmogrifier C hardware description language and compiler for FPGAs
FCCM '95: Proceedings of the IEEE Symposium on FPGA's for Custom Computing Machines

Abstract: The Transmogrifier C hardware description language is almost identical to the C programming language, making it attractive to the large community of C-language programmers. This paper describes the semantics of the language and presents a ...

Comments

Information & Contributors

Information

Published In

FPGA '97: Proceedings of the 1997 ACM fifth international symposium on Field-programmable gate arrays

February 1997

174 pages

ISBN:0897918010

DOI:10.1145/258305

Chairman:
Carl Ebeling
Univ. of Washington

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 09 February 1997

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

FPGA97

Sponsor:

SIGDA

FPGA97: 1997 ACM/SIGDA International Symposium on Field Programmable Gate Arrays

February 9 - 11, 1997

California, Monterey, USA

Acceptance Rates

Overall Acceptance Rate 125 of 627 submissions, 20%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

16
Total Citations
View Citations
261
Total Downloads

Downloads (Last 12 months)33
Downloads (Last 6 weeks)4

Reflects downloads up to 11 Aug 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Stohmann JHarbich KOlbrich MBarke E(2006)An optimized design flow for fast FPGA-based rapid prototypingField-Programmable Logic and Applications From FPGAs to Computing Paradigm10.1007/BFb0055235(79-88)Online publication date: 27-May-2006
https://doi.org/10.1007/BFb0055235
Ejnioui ARanganathan N(2003)Multiterminal net routing for partial crossbar-based multi-FPGA systemsIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2002.80052311:1(71-78)Online publication date: 1-Feb-2003
https://dl.acm.org/doi/10.1109/TVLSI.2002.800523
Krupnova HMeurou VBarnichon CSerra CMorsi F(2002)How Fast Is Rapid FPGA-based Prototyping: Lessons and Challenges from the Digital TV Design Prototyping ProjectField-Programmable Logic and Applications: Reconfigurable Computing Is Going Mainstream10.1007/3-540-46117-5_5(26-35)Online publication date: 16-Aug-2002
https://doi.org/10.1007/3-540-46117-5_5
Krupnova HSaucier G(2002)FPGA-Based Emulation: Industrial and Custom Prototyping SolutionsField-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing10.1007/3-540-44614-1_8(68-77)Online publication date: 12-Apr-2002
https://doi.org/10.1007/3-540-44614-1_8
Abke JBarke E(2001)A New Placement Method for Direct Mapping into LUT-Based FPGAsField-Programmable Logic and Applications10.1007/3-540-44687-7_4(27-36)Online publication date: 17-Aug-2001
https://doi.org/10.1007/3-540-44687-7_4
Sawitzki SKöhler SSpallek R(2001)Prototyping Framework for Reconfigurable ProcessorsField-Programmable Logic and Applications10.1007/3-540-44687-7_2(6-16)Online publication date: 17-Aug-2001
https://doi.org/10.1007/3-540-44687-7_2
Harbich KBarke E(2001)PuMA++: From Behavioral Specification to Multi-FPGA-PrototypeField-Programmable Logic and Applications10.1007/3-540-44687-7_14(133-141)Online publication date: 17-Aug-2001
https://doi.org/10.1007/3-540-44687-7_14
Ejnioui ARanganathan NKaptanoglu STrimberger S(1999)Multi-terminal net routing for partial crossbar-based multi-FPGA systemsProceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays10.1145/296399.296454(176-185)Online publication date: 1-Feb-1999
https://dl.acm.org/doi/10.1145/296399.296454
Sankar YRose JKaptanoglu STrimberger S(1999)Trading quality for compile timeProceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays10.1145/296399.296449(157-166)Online publication date: 1-Feb-1999
https://dl.acm.org/doi/10.1145/296399.296449
Harbich KStohmann JBarke ESchwoerer L(1999)A case study: logic emulation-pitfalls and solutionsProceedings Tenth IEEE International Workshop on Rapid System Prototyping. Shortening the Path from Specification to Prototype (Cat. No.PR00246)10.1109/IWRSP.1999.779047(160-163)Online publication date: 1999
https://doi.org/10.1109/IWRSP.1999.779047
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations