Cited By
View all- More ATaskin B(2015)Locality-Aware Network Utilization Balancing in NoCsACM Transactions on Design Automation of Electronic Systems10.1145/274301221:1(1-26)Online publication date: 2-Dec-2015
Range-based Dynamic Routing of Hierarchical On Chip Network Traffic
Authors: 
Julian Kemmerer and Baris TaskinAuthors Info & Claims
Julian Kemmerer and Baris TaskinAuthors Info & ClaimsJune 2014
Pages 1 - 9
Abstract
In this paper, we propose a technique for dynamically routing packets within a hierarchical network on chip (NoC). The concept of a local router range (analogous to other forms of locality awareness) determines on which hierarchy level a packet should be routed. In previous work, the degree of this locality awareness was static and uniform across the entire network. This paper shows that, using a decentralized control mechanism, a single network node can estimate the value and variation in network-wide instantaneous average throughput and delay. Utilizing this ability in a control algorithm, we evaluate the effect of dynamic locality awareness at each network node and show overall throughput:delay ratio increases up to 3.42x that of unoptimized hierarchical networks.
References
[1]
M. B. Taylor, W. Lee, J. Miller et al., "Evaluation of the raw microprocessor: An exposed-wire-delay architecture for ILP and streams," Proceedings of International Symposium on Computer Architecture (ISCA), 2004, pp. 2--13.
[2]
S. Vangal, J. Howard, G. Ruhl et al., "An 80-tile 1.28Tflops network-on-chip in 65nm CMOS," Solid-State Circuits Conference (ISSCC), 2007, pp. 98--589.
[3]
K. Sankaralingam, R. Nagarajan, R. McDonald et al., "Distributed microarchitectural protocols in the trips prototype processor," Proceedings of the IEEE/ACM International Symposium on Microarchitecture (MICRO), 2006, pp. 480--491.
[4]
J. Balfour and W. J. Dally, "Design tradeoffs for tiled CMP on-chip networks," Proceedings of the International Conference on Supercomputing (ICS), 2006, pp. 187--198.
[5]
J. Kim, J. Balfour, and W. Dally, "Flattened butterfly topology for on-chip networks," Proceedings of the IEEE/ACM International Symposium on Microarchitecture (MICRO), Dec. 2007, pp. 172--182.
[6]
R. Manevich, I. Cidon, A. Kolodny, "Handling global traffic in future CMP NoCs," Electrical and Electronics Engineers in Israel (IEEEI), Nov. 2012, pp. 1, 5, 14--17.
[7]
A. More, "Network-on-Chip (NoC) Architectures for Exa-scale Chip-Multi-Processors (CMPs)," Ph.D. dissertation, ECE. Dept., Drexel. Univ., Philadelphia., PA, 2013.
[8]
R. Das, S. Eachempati, A.K. Mishra, V. Narayanan, and C.R. Das., "Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPs," Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA), February 2009, pp. 175--186.
[9]
Open SystemC initiative (OSCI). online. http://www.systemc.org.
[10]
S. Bourduas and Z. Zilic, "A hybrid ring/mesh interconnect for network-on-chip using hierarchical rings for global routing," Proceedings of the International Symposium on Networks-on-Chip (NOCS), 2007. pp. 195--204.
Index Terms
- Range-based Dynamic Routing of Hierarchical On Chip Network Traffic
Recommendations
A Torus-Based Hierarchical Optical-Electronic Network-on-Chip for Multiprocessor System-on-Chip
Networks-on-chip (NoCs) are emerging as a key on-chip communication architecture for multiprocessor systems-on-chip (MPSoCs). Optical communication technologies are introduced to NoCs in order to empower ultra-high bandwidth with low power consumption. ...
Network-on-chip architecture design based on mesh-of-tree deterministic routing topology
Network-on-Chip (NoC) is a new paradigm for designing future System-on-Chips (SoCs) where large numbers of Intellectual Property (IP) cores are connected through an interconnection network. The communication between the nodes is achieved by routing ...
Comments
Information & Contributors
Information
Published In
June 2014
50 pages
ISBN:9781450330534
DOI:10.1145/2633948
Copyright © 2014 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
Sponsors
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 01 June 2014
Check for updates
Qualifiers
- Tutorial
- Research
- Refereed limited
Conference
SLIP '14
Sponsor:
Acceptance Rates
Overall Acceptance Rate 6 of 8 submissions, 75%
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- View Citations1Total Citations
- 47Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Other Metrics
Citations
Cited By
View all- More ATaskin B(2015)Locality-Aware Network Utilization Balancing in NoCsACM Transactions on Design Automation of Electronic Systems10.1145/274301221:1(1-26)Online publication date: 2-Dec-2015
View Options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in