Cited By
View all- Wang HJog A(2019)Exploiting Latency and Error Tolerance of GPGPU Applications for an Energy-Efficient DRAM2019 49th Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN)10.1109/DSN.2019.00046(362-374)Online publication date: Jun-2019
- Sun FJi KLing MShi L(2017)A trace-driven analytical model with less profiling overhead for DRAM access latencies2017 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing (PACRIM)10.1109/PACRIM.2017.8121883(1-6)Online publication date: Aug-2017
- Bouache MGlover JBoukhobza J(2016)Analysis of Memory Performance: Mixed Rank Performance Across MicroarchitecturesHigh Performance Computing10.1007/978-3-319-46079-6_39(579-590)Online publication date: 6-Oct-2016
- Show More Cited By