Article

Free access

Timing optimization for multi-source nets: characterization and optimal repeater insertion

Authors:

Chung-Kuan ChengAuthors Info & Claims

DAC '97: Proceedings of the 34th annual Design Automation Conference

Pages 214 - 219

https://doi.org/10.1145/266021.266069

Published: 13 June 1997 Publication History

Abstract

This paper presents new results in the area of timingoptimization for multi-source nets. The Augmented RC-Diameter (ARD) is proposed as a natural and practical performance metric and a linear time algorithm for computingthe ARD of a multi-source net is presented. Building onthe ARD, an algorithm for optimal repeater insertion is presented: for a given multi-source topology the algorithm efficiently identifies an optimal assignment of repeaters to prescribed insertion points under the "min cost timing feasible"problem formulation. The algorithm has been implementedand preliminary experimental results are promising.

References

[1]

Clarkson, K.L. "More output-sensitive geometric algorithms," Proc. 35th Annual Symposium on Foundations of Computer Science, 1994 pp. 695-702

[2]

J.J. Cong, K.S. Leung, "Optimal Wiresizing Under Elmore Delay Model," IEEE Trans. on CAD, v. 14 no. 3 (1995) pp. 321-336.

Digital Library

[3]

J.J. Cong, P.H. Madden, "Performance driven routing with multiple sources," Proc. IEEE Symposium on Circuits and Systems, 1995 pp. 203-6

[4]

J.J. Cong, L. He, "Optimal wiresizing for interconnects with multiple sources," Proc. Intl. Conf. Computer- Aided Design, 1995 pp. 568-74

Digital Library

[5]

S. Dhar, "Delay Optimization Algorithms For Tree Models of MOS Circuits," Ph.D dissertation, Dept. of Electrical Engineering, Washington University Stevens Institute of Technology, 3 September 1987.

Digital Library

[6]

W.C. Elmore, "The Transient Response of Damped Linear Network with particular Regard to Wideband Amplifiers," J. Applied Physics 19 (1948), pp 55-63.

[7]

T. B. Huang, Y.C. Jeng et, al "Bidirectional Bus Repeater," U.S. Patent ~ 5,202,593, Apr. 13, 1993.

[8]

D.Y. Kao, C.C. Tsai, C.-K. Cheng, T.T. Lin, "New Design and Implementation for Signal Repeaters," VLSI/CAD workshop, Taiwan, pp. 173-176, Aug. 17- 19, 1995.

[9]

H.T. Kung, F. Luccio, F.P. Preperata, "On finding the maxima of a set of vectors," J. ACM 22, 4 Oct. 1975, pp. 469-76

Digital Library

[10]

3. Lillis, C.-K. Cheng, T.-T. Lin, "Optimal Wire Sizing and Buffer Insertion for Low Power and a Generalized Delay Model," IEEE Journal of Solid State Circuits, vol. 31, no. 3, March 1996, pp. 437-447.

[11]

J. Lillis, C.-K. Cheng, T.-T. Lin, C.-Y. Ho, "New Techniques for Performance Driven Routing with Explicit Area/Delay Tradeoff and Simultaneous Wire Sizing," Proc. Design Automation Conference, Las Vegas, Jun. 1996, pp. 395-400.

Digital Library

[12]

N. Menezes, Intel Corp., private communication, Oct. 1996.

[13]

J. Rubinstein, P. Penfield, and M.A. Horowitz, "Signal Delay in RC Tree Networks," IEEE Trans. on CAD 2(3) (1983), pp 202-211.

Digital Library

[14]

S.S. Sapatnekar, "RC Interconnect Optimization under the Elmore Delay Model," Proc. Design Automation Conf., 1994, pp. 387-391.

Digital Library

[15]

C.C. Tsai, D.Y. Kao, and C.-K. Cheng, "Performance Driven Bus Buffer Insertion," IEEE Trans. on CAD, April 1996, pp. 429-437

Digital Library

[16]

L.P.P.P van Ginneken, "Buffer Placement in Distributed RC-tree Networks for Minimal Elmore Delay," Proc. International Symposium on Circuits and Systems, 1990, pp 865-868.

Cited By

Ghosh PSen A(2011)Path Problems in Complex NetworksHandbook of Optimization in Complex Networks10.1007/978-1-4614-0754-6_11(279-335)Online publication date: 29-Sep-2011
https://doi.org/10.1007/978-1-4614-0754-6_11
(2000)Buffer Library SelectionProceedings of the 2000 IEEE International Conference on Computer Design: VLSI in Computers & Processors10.5555/557517.846874Online publication date: 17-Sep-2000
https://dl.acm.org/doi/10.5555/557517.846874
Alpert CGandham RNeves JQuay S(2000)Buffer library selectionProceedings 2000 International Conference on Computer Design10.1109/ICCD.2000.878289(221-226)Online publication date: 2000
https://doi.org/10.1109/ICCD.2000.878289
Show More Cited By

Index Terms

Timing optimization for multi-source nets: characterization and optimal repeater insertion

Recommendations

Timing optimization for multisource nets: characterization and optimal repeater insertion

This paper presents new results in the area of timing optimization for multisource nets. The augmented RC-diameter (ARD) is suggested as a natural and practical performance measure and a linear time algorithm for computing the ARD of a multisource net ...
Optimization of extrinsic source/drain resistance in ultrathin body double-gate FETs

Extrinsic resistance due to contacts and nonabrupt lateral extension doping profile can become a performance-limiter in ultrathin body double-gate FETs (DGFET). In this paper, two-dimensional device simulations are used to study and optimize the ...
Source/drain optimization of underlapped lightly doped nanoscale double-gate MOSFETs

The impact of the spacer length at the source (L"s) and drain (L"d) on the performance of symmetrical lightly-doped double-gate (DG) MOSFET with gate length L=20nm is analyzed, with the type and doping concentration of the spacers kept the same as in ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

DAC '97: Proceedings of the 34th annual Design Automation Conference

June 1997

788 pages

ISBN:0897919203

DOI:10.1145/266021

Chairmen:
Ellen J. Yoffa
IBM T. J. Watson Research Center, Yorktown Heights, NY
,
Giovanni De Micheli
Stanford Univ., Stanford, CA
,
Jan M. Rabaey
Univ. of California, Berkeley

Copyright © 1997 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

EDAC: Electronic Design Automation Consortium
SIGDA: ACM Special Interest Group on Design Automation
IEEE-CAS: Circuits & Systems

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 13 June 1997

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

DAC97

Sponsor:

EDAC
SIGDA
IEEE-CAS

DAC97: The 34th Design Automation Conference

June 9 - 13, 1997

California, Anaheim, USA

Acceptance Rates

DAC '97 Paper Acceptance Rate 139 of 400 submissions, 35%;

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

5
Total Citations
View Citations
30
Total Downloads

Downloads (Last 12 months)14
Downloads (Last 6 weeks)7

Reflects downloads up to 12 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

Ghosh PSen A(2011)Path Problems in Complex NetworksHandbook of Optimization in Complex Networks10.1007/978-1-4614-0754-6_11(279-335)Online publication date: 29-Sep-2011
https://doi.org/10.1007/978-1-4614-0754-6_11
(2000)Buffer Library SelectionProceedings of the 2000 IEEE International Conference on Computer Design: VLSI in Computers & Processors10.5555/557517.846874Online publication date: 17-Sep-2000
https://dl.acm.org/doi/10.5555/557517.846874
Alpert CGandham RNeves JQuay S(2000)Buffer library selectionProceedings 2000 International Conference on Computer Design10.1109/ICCD.2000.878289(221-226)Online publication date: 2000
https://doi.org/10.1109/ICCD.2000.878289
Culetu JAmir CMacDonald JChawla BBryant RRabaey J(1998)A practical repeater insertion method in high speed VLSI circuitsProceedings of the 35th annual Design Automation Conference10.1145/277044.277151(392-395)Online publication date: 1-May-1998
https://dl.acm.org/doi/10.1145/277044.277151
Huang RWang YChen KSarrafzadeh M(1998)LIBRA—a library-independent framework for post-layout performance optimizationProceedings of the 1998 international symposium on Physical design10.1145/274535.274555(135-140)Online publication date: 1-Apr-1998
https://dl.acm.org/doi/10.1145/274535.274555

View Options

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

Media

Figures

Other

Tables

View Table of Contents