tutorial

Determining Cases of Scenarios to Improve Coverage in Simulation-based Verification

Authors:

Rolf DrechslerAuthors Info & Claims

SBCCI '14: Proceedings of the 27th Symposium on Integrated Circuits and Systems Design

Article No.: 11, Pages 1 - 7

https://doi.org/10.1145/2660540.2660979

Published: 01 September 2014 Publication History

Abstract

Functional verification of complex designs is still dominated by simulation-based approaches. In particular, Coverage-driven Verification (CDV) is well acknowledged and applied in industry. Here, verification gaps in terms of inadequately checked scenarios are addressed and closed by generating and applying dedicated stimuli. In order to ensure a good coverage and, by this, a high verification quality, each scenario is supposed to become sufficiently triggered. However, the considered scenario may be triggered in several fashions and information about that is hardly available in the existing CDV approaches. In this work, we propose an approach which automatically derives this information. Examples and experimental evaluations illustrate how this improves coverage in simulation-based verification.

References

[1]

A. Biere, A. Cimatti, E. M. Clarke, O. Strichman, and Y. Zhu, "Bounded model checking," Advances in Computers, vol. 58, pp. 118--149, 2003.

[2]

D. Große, U. Kühne, and R. Drechsler, "Analyzing functional coverage in bounded model checking," IEEE Trans. on CAD, vol. 27, no. 7, pp. 1305--1314, 2008.

Digital Library

[3]

J. Bergeron, Writing Testbenches: Functional Verification of HDL Models. Kluwer Academic Publishers, 2003.

Digital Library

[4]

A. Piziali, Functional Verification Coverage Measurement and Analysis. Springer, 2004.

Digital Library

[5]

S. Ur and Y. Yadin, "Micro architecture coverage directed generation of test programs," in Design Automation Conf., 1999, pp. 175--180.

Digital Library

[6]

S. Fine and A. Ziv, "Coverage directed test generation for functional verification using bayesian networks," in Design Automation Conf., 2003, pp. 286--291.

Digital Library

[7]

S. Asaf, E. Marcus, and A. Ziv, "Defining coverage views to improve functional coverage analysis," in Design Automation Conf., 2004, pp. 41--44.

Digital Library

[8]

H. Azatchi, L. Fournier, E. Marcus, S. Ur, A. Ziv, and K. Zohar, "Advanced analysis techniques for cross-product coverage," IEEE Trans. on Comp., vol. 55, no. 11, pp. 1367--1379, 2006.

Digital Library

[9]

J. Yuan, C. Pixley, and A. Aziz, Constraint-based Verification. Springer, 2006.

Digital Library

[10]

Y. Naveh, M. Rimon, I. Jaeger, Y. Katz, M. Vinov, E. Marcus, and G. Shurek, "Constraint-based random stimuli generation for hardware verification," AI Magazine, vol. 28, no. 3, pp. 13--30, 2007.

Digital Library

[11]

Y. Katz, M. Rimon, A. Ziv, and G. Shaked, "Learning microarchitectural behavious to improve stimuli generation quality," in Design Automation Conf., 2011, pp. 848--853.

Digital Library

[12]

C. Ioannides and K. Eder, "Coverage directed test generation automated by machine learning - a review," ACM Trans. on Design Automation of Electronic Systems, vol. 17, no. 1, pp. 7:1--7:21, 2012.

Digital Library

[13]

S. Yang, R. Wille, D. Große, and R. Drechsler, "Coverage-driven stimuli generation," in EUROMICRO Symp. on Digital System Design, 2012, pp. 525--528.

Digital Library

[14]

M. Chen, X. Qin, and P. Mishra, "Efficient decision ordering techniques for sat-based test generation," in Design, Automation and Test in Europe, 2010, pp. 490--495.

Digital Library

[15]

M. Chen and P. Mishra, "Decision ordering based property decomposition for functional test generation," in Design, Automation and Test in Europe, 2011, pp. 1--6.

[16]

A. Sülflow, G. Fey, C. Braunstein, U. Kühne, and R. Drechsler, "Increasing the accuracy of sat-based debugging," in Design, Automation and Test in Europe, 2009, pp. 1326--1331.

Digital Library

[17]

G. Fey and R. Drechsler, "Efficient hierarchical system debugging for property checking," in Symposium on Design and Diagnostics of Electronic Circuits and Systems, 2005, pp. 41--46.

[18]

G. Tseitin, "On the complexity of derivation in propositional calculus," in Studies in Constructive Mathematics and Mathematical Logic, Part 2, 1968, pp. 115--125, (Reprinted in: J. Siekmann, G. Wrightson (Ed.), Automation of Reasoning, Vol. 2, Springer, Berlin, 1983, pp. 466--483.).

[19]

N. Eén and N. Sörensson, "Translating pseudo-Boolean constraints into SAT," Journal on Satisfiability, Boolean Modeling and Computation, vol. 2, pp. 1--26, 2006.

[20]

R. Wille, D. Große, F. Haedicke, and R. Drechsler, "SMT-based stimuli generation in the SystemC verification library," in Forum on Specification and Design Languages, 2009, pp. 1--6.

[21]

N. Eén and N. Sörensson, "An extensible SAT solver," in Conference on Theory and Applications of Satisfiability Testing, ser. LNCS, vol. 2919, 2004, pp. 502--518.

Cited By

Qiu RZhang GDrechsler RSchlichtmann ULi BAmrouch HHu JGarg SLin Y(2024)AutoBench: Automatic Testbench Generation and Evaluation Using LLMs for HDL DesignProceedings of the 2024 ACM/IEEE International Symposium on Machine Learning for CAD10.1145/3670474.3685956(1-10)Online publication date: 9-Sep-2024
https://dl.acm.org/doi/10.1145/3670474.3685956
Qiu RZhang GDrechsler RSchlichtmann ULi B(2024)AutoBench: Automatic Testbench Generation and Evaluation Using LLMs for HDL Design2024 ACM/IEEE 6th Symposium on Machine Learning for CAD (MLCAD)10.1109/MLCAD62225.2024.10740250(1-10)Online publication date: 9-Sep-2024
https://doi.org/10.1109/MLCAD62225.2024.10740250
Hamaguchi K(2023)Parallelizing Random and SAT-based Verification Processes for Improving Toggle CoverageIPSJ Transactions on System and LSI Design Methodology10.2197/ipsjtsldm.16.4516(45-53)Online publication date: 2023
https://doi.org/10.2197/ipsjtsldm.16.45
Show More Cited By

Index Terms

Determining Cases of Scenarios to Improve Coverage in Simulation-based Verification
1. Hardware

Recommendations

Defining and Providing Coverage for Assertion-Based Dynamic Verification

With the emerging predominance of assertion-based dynamic verification, test generation is a key area where assertions can play a bigger role. Generation of test sequences from properties defined by assertions can help in finding failures in corner-...
Cohesive Coverage Management for Simulation and Formal Property Verification
ISVLSI '08: Proceedings of the 2008 IEEE Computer Society Annual Symposium on VLSI

Relating formal verification coverage and simulation coverage is a challenge in pre-silicon validation. In this paper we propose the use of a test plan language as a formal basis for unifying the coverage goals for simulation and formal property ...
Minimal Stimuli Generation in Simulation-Based Verification
DSD '13: Proceedings of the 2013 Euromicro Conference on Digital System Design

Simulation-based verification is still the state-of-the-art when checking the correctness of complex Systems-on-Chips. In particular, constraint-based simulation is popular, since here dedicated stimuli are generated which trigger certain corner-case ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

SBCCI '14: Proceedings of the 27th Symposium on Integrated Circuits and Systems Design

September 2014

286 pages

ISBN:9781450331562

DOI:10.1145/2660540

Conference Chairs:
Edward David,
Moreno Ordonez,
Program Chairs:
Rodolfo Jardim de Azevedo,
Peter Kinget

Copyright © 2014 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

IEEE ICAS
SBC: Brazilian Computer Society
IEEE Circuits and Systems Society
SIGDA: ACM Special Interest Group on Design Automation
SBMICRO: Brazilian Microelectronics Society

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 September 2014

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Tutorial
Research
Refereed limited

Conference

SBCCI '14

Sponsor:

SBC
SIGDA
SBMICRO

SBCCI '14: 27th Symposium on Integrated Circuits and Systems Design

September 1 - 5, 2014

Aracaju, Brazil

Acceptance Rates

SBCCI '14 Paper Acceptance Rate 40 of 130 submissions, 31%;

Overall Acceptance Rate 133 of 347 submissions, 38%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

7
Total Citations
View Citations
73
Total Downloads

Downloads (Last 12 months)7
Downloads (Last 6 weeks)0

Reflects downloads up to 22 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

Qiu RZhang GDrechsler RSchlichtmann ULi BAmrouch HHu JGarg SLin Y(2024)AutoBench: Automatic Testbench Generation and Evaluation Using LLMs for HDL DesignProceedings of the 2024 ACM/IEEE International Symposium on Machine Learning for CAD10.1145/3670474.3685956(1-10)Online publication date: 9-Sep-2024
https://dl.acm.org/doi/10.1145/3670474.3685956
Qiu RZhang GDrechsler RSchlichtmann ULi B(2024)AutoBench: Automatic Testbench Generation and Evaluation Using LLMs for HDL Design2024 ACM/IEEE 6th Symposium on Machine Learning for CAD (MLCAD)10.1109/MLCAD62225.2024.10740250(1-10)Online publication date: 9-Sep-2024
https://doi.org/10.1109/MLCAD62225.2024.10740250
Hamaguchi K(2023)Parallelizing Random and SAT-based Verification Processes for Improving Toggle CoverageIPSJ Transactions on System and LSI Design Methodology10.2197/ipsjtsldm.16.4516(45-53)Online publication date: 2023
https://doi.org/10.2197/ipsjtsldm.16.45
Jana RDey SMondal ADasgupta P(2020)Automated planning for finding alternative bug tracesIET Computers & Digital Techniques10.1049/iet-cdt.2019.0283Online publication date: 12-Aug-2020
https://doi.org/10.1049/iet-cdt.2019.0283
HAMAGUCHI K(2018)Applying an SMT Solver to Coverage-Driven Design VerificationIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences10.1587/transfun.E101.A.1053E101.A:7(1053-1056)Online publication date: 1-Jul-2018
https://doi.org/10.1587/transfun.E101.A.1053
KAKIUCHI YHAMAGUCHI K(2017)Coverage-Driven Design Verification Using a Diverse SAT SolverIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences10.1587/transfun.E100.A.1481E100.A:7(1481-1487)Online publication date: 2017
https://doi.org/10.1587/transfun.E100.A.1481
Yang SWille RDrechsler R(2014)Improving Coverage of Simulation-Based Verification by Dedicated Stimuli GenerationProceedings of the 2014 17th Euromicro Conference on Digital System Design10.1109/DSD.2014.100(599-606)Online publication date: 27-Aug-2014
https://dl.acm.org/doi/10.1109/DSD.2014.100

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents