short-paper

RapidSmith 2: A Framework for BEL-level CAD Exploration on Xilinx FPGAs

Authors:

Travis Haroldsen,

Brad HutchingsAuthors Info & Claims

FPGA '15: Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays

Pages 66 - 69

https://doi.org/10.1145/2684746.2689085

Published: 22 February 2015 Publication History

Abstract

RapidSmith is an open-source framework that allows for the exploration of novel approaches to the FPGA CAD flow for Xilinx devices. However, RapidSmith has poor support for manipulating designs below the slice level. In this paper, we highlight many of the projects RapidSmith enables and present extensions incorporated into "RapidSmith 2" that expose LUTs and flip-flops for direct manipulation in custom-built CAD tools. To demonstrate the utility of RapidSmith 2 we present the results of work to identify BELs in a design which must be clustered together and a tool that does pre-packing clustering accordingly.

References

[1]

M. Abdelfattah, L. Bauer, C. Braun, M. Imhof, M. Kochte, H. Zhang, J. Henkel, and H. Wunderlich. Transparent Structural Online Test for Reconfigurable Systems. In On-Line Testing Symposium (IOLTS), 2012 IEEE 18th International, pages 37--42, June 2012.

Digital Library

[2]

A. Das, S. Venkataraman, and A. Kumar. Improving Autonomous Soft-error Tolerance of FPGA through LUT Configuration Bit Manipulation. In Field Programmable Logic and Applications (FPL), 2013 23rd International Conference on, pages 1--8, Sept 2013.

[3]

L. Gantel, M. Benkhelifa, F. Lemonnier, and F. Verdier. Module Relocation in Heterogeneous Reconfigurable Systems-on-Chip using the Xilinx Isolation Design Flow. In Reconfigurable Computing and FPGAs (ReConFig), 2012 International Conference on, pages 1--6, Dec 2012.

[4]

T. Haroldsen, B. Nelson, and B. White. Rapid FPGA Design Prototyping through Preservation of System Logic: A Case Study. In Field Programmable Logic and Applications (FPL), 2013 23rd International Conference on, pages 1--7, Sept 2013.

[5]

E. Hung, F. Eslami, and S. Wilton. Escaping the Academic Sandbox: Realizing VPR Circuits on Xilinx Devices. In Field-Programmable Custom Computing Machines (FCCM), 2013 IEEE 21st Annual International Symposium on, pages 45--52, April 2013.

Digital Library

[6]

B. L. Hutchings and J. Keeley. Rapid Post-Map Insertion of Embedded Logic Analyzers for Xilinx FPGAs. In Field-Programmable Custom Computing Machines (FCCM), 2014 IEEE 22nd Annual International Symposium on, pages 72--79, May 2014.

Digital Library

[7]

B. L. Hutchings, J. Monson, D. Savory, and J. Keeley. A Power Side-channel-based Digital to Analog Converterfor Xilinx FPGAs. In Proceedings of the 2014 ACM/SIGDA International Symposium on Field-programmable Gate Arrays, FPGA '14, pages 113--116, New York, NY, USA, 2014. ACM.

Digital Library

[8]

C. Lavin, B. Nelson, and B. Hutchings. Impact of Hard Macro Size on FPGA Clock Rate and Place/Route Time. In Field Programmable Logic and Applications (FPL), 2013 23rd International Conference on, pages 1--6, Sept 2013.

[9]

C. Lavin, M. Padilla, J. Lamprecht, P. Lundrigan, B. Nelson, and B. Hutchings. RapidSmith: Do-It-Yourself CAD Tools for Xilinx FPGAs. In Field Programmable Logic and Applications (FPL), 2011 International Conference on, pages 349--355, Sept 2011.

Digital Library

[10]

K. Murray, S. Whitty, S. Liu, J. Luu, and V. Betz. Titan: Enabling Large and Complex Benchmarks in Academic CAD. In Field Programmable Logic and Applications (FPL), 2013 23rd International Conference on, pages 1--8, Sept 2013.

[11]

A. Otero, E. de la Torre, and T. Riesgo. Dreams: A Tool for the Design of Dynamically Reconfigurable Embedded and Modular Systems. In Reconfigurable Computing and FPGAs (ReConFig), 2012 International Conference on, pages 1--8, Dec 2012.

[12]

D. Peterson, O. Bringmann, T. Schweizer, and W. Rosenstiel. StML: Bridging the Gap between FPGA Design and HDL Circuit Description. In Field-Programmable Technology (FPT), 2013 International Conference on, pages 278--285, Dec 2013.

[13]

H.-M. Pham, S. Pillement, and S. Piestrak. Low-overhead Fault-tolerance Technique for a Dynamically Reconfigurable Softcore Processor. Computers, IEEE Transactions on, 62(6):1179--1192, June 2013.

Digital Library

[14]

J. Rose, J. Luu, C. W. Yu, O. Densmore, J. Goeders, A. Somerville, K. B. Kent, P. Jamieson, and J. Anderson. The VTR Project: Architecture and CAD for FPGAs from Verilog to Routing. In Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays, FPGA '12, pages 77--86, New York, NY, USA, 2012. ACM.

Digital Library

[15]

A. Sari, D. Agiakatsikas, and M. Psarakis. A Soft Error Vulnerability Analysis Framework for Xilinx FPGAs. In Proceedings of the 2014 ACM/SIGDA International Symposium on Field-programmable Gate Arrays, FPGA '14, pages 237--240, New York, NY, USA, 2014. ACM.

Digital Library

[16]

O. Soll, T. Korak, M. Muehlberghuber, and M. Hutter. EM-based Detection of Hardware Trojans on FPGAs. In Hardware-Oriented Security and Trust (HOST), 2014 IEEE International Symposium on, pages 84--87, May 2014.

[17]

N. Steiner, A. Wood, H. Shojaei, J. Couch, P. Athanas, and M. French. Torc: Towards an Open-source Tool Flow. In Proceedings of the 19th ACM/SIGDA International Symposium on Field Programmable Gate Arrays, FPGA '11, pages 41--44, New York, NY, USA, 2011. ACM.

Digital Library

[18]

M. Wirthlin, J. Jensen, A. Wilson, W. Howes, S.-J. Wen, and R. Wong. Placement of Repair Circuits for In-field FPGA Repair. In Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays, FPGA '13, pages 115--124, New York, NY, USA, 2013. ACM.

Digital Library

Cited By

Portaluri AAzimi SSaracino ASterpone LKilic ADupuis D(2024)NXRouting: A GPU-Enhanced CAD Tool for European Radiation-Hardened FPGAsElectronics10.3390/electronics1314280313:14(2803)Online publication date: 16-Jul-2024
https://doi.org/10.3390/electronics13142803
Shi KWang L(2024)An Open-Source Tool to Model and Explore Complex Routing Architecture for FPGA2024 2nd International Symposium of Electronics Design Automation (ISEDA)10.1109/ISEDA62518.2024.10617494(734-739)Online publication date: 10-May-2024
https://doi.org/10.1109/ISEDA62518.2024.10617494
De Sio CAzimi SSterpone LCodinachs DDecuzzi F(2023)PyXEL: Exploring Bitstream Analysis to Assess and Enhance the Robustness of Designs on FPGAs2023 19th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)10.1109/SMACD58065.2023.10192116(1-4)Online publication date: 3-Jul-2023
https://doi.org/10.1109/SMACD58065.2023.10192116
Show More Cited By

Index Terms

RapidSmith 2: A Framework for BEL-level CAD Exploration on Xilinx FPGAs
1. Hardware
  1. Electronic design automation
    1. Physical design (EDA)
      1. Placement
      2. Wire routing

Recommendations

Xilinx Adaptive Compute Acceleration Platform: Versal^TM Architecture
FPGA '19: Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays

In this paper we describe Xilinx's Versal-Adaptive Compute Acceleration Platform (ACAP). ACAP is a hybrid compute platform that tightly integrates traditional FPGA programmable fabric, software programmable processors and software programmable ...
RapidSmith: Do-It-Yourself CAD Tools for Xilinx FPGAs
FPL '11: Proceedings of the 2011 21st International Conference on Field Programmable Logic and Applications

Creating CAD tools for commercial FPGAs is a difficult task. Closed proprietary device databases and unsupported interfaces are largely to blame for the lack of CAD research found on commercial architectures versus hypothetical architectures. This paper ...
Reconfiguration of FPGA for Domain Specific Applications Using Embedded System Approach
ICSPS '09: Proceedings of the 2009 International Conference on Signal Processing Systems

Today’s systems are more complex and need higher performance. To accomplish this, systems include more hardware compared to software. This increases the use of FPGAs in modern systems because of its reconfiguration capabilities. FPGA contains many ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

FPGA '15: Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays

February 2015

292 pages

ISBN:9781450333153

DOI:10.1145/2684746

General Chair:
George A. Constantinides
Imperial College
,
Program Chair:
Deming Chen
University of Illinois at Urbana-Champaign

Copyright © 2015 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

SIGDA: ACM Special Interest Group on Design Automation

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 22 February 2015

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Short-paper

Funding Sources

National Science Foundation

Conference

FPGA '15

Sponsor:

SIGDA

FPGA '15: The 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays

February 22 - 24, 2015

California, Monterey, USA

Acceptance Rates

FPGA '15 Paper Acceptance Rate 20 of 102 submissions, 20%;

Overall Acceptance Rate 125 of 627 submissions, 20%

Upcoming Conference

FPGA '25

Sponsor:
sigda

The 2025 ACM/SIGDA International Symposium on Field Programmable Gate Arrays

February 27 - March 1, 2025

Monterey , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

13
Total Citations
View Citations
460
Total Downloads

Downloads (Last 12 months)10
Downloads (Last 6 weeks)1

Reflects downloads up to 08 Feb 2025

Other Metrics

View Author Metrics

Citations

Cited By

Portaluri AAzimi SSaracino ASterpone LKilic ADupuis D(2024)NXRouting: A GPU-Enhanced CAD Tool for European Radiation-Hardened FPGAsElectronics10.3390/electronics1314280313:14(2803)Online publication date: 16-Jul-2024
https://doi.org/10.3390/electronics13142803
Shi KWang L(2024)An Open-Source Tool to Model and Explore Complex Routing Architecture for FPGA2024 2nd International Symposium of Electronics Design Automation (ISEDA)10.1109/ISEDA62518.2024.10617494(734-739)Online publication date: 10-May-2024
https://doi.org/10.1109/ISEDA62518.2024.10617494
De Sio CAzimi SSterpone LCodinachs DDecuzzi F(2023)PyXEL: Exploring Bitstream Analysis to Assess and Enhance the Robustness of Designs on FPGAs2023 19th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)10.1109/SMACD58065.2023.10192116(1-4)Online publication date: 3-Jul-2023
https://doi.org/10.1109/SMACD58065.2023.10192116
De Sio CAzimi SSterpone L(2022)FireNN: Neural Networks Reliability Evaluation on Hybrid PlatformsIEEE Transactions on Emerging Topics in Computing10.1109/TETC.2022.3152668(1-1)Online publication date: 2022
https://doi.org/10.1109/TETC.2022.3152668
Zhou YMaidee PLavin CKaviani AStroobandt D(2021)RWRoute: An Open-source Timing-driven Router for Commercial FPGAsACM Transactions on Reconfigurable Technology and Systems10.1145/349123615:1(1-27)Online publication date: 29-Nov-2021
https://dl.acm.org/doi/10.1145/3491236
Khan NCastro-Godinez JXue SHenkel JBecker J(2021)Automatic Floorplanning and Standalone Generation of Bitstream-Level IP CoresIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2020.302354829:1(38-50)Online publication date: Jan-2021
https://doi.org/10.1109/TVLSI.2020.3023548
Murray KPetelin OZhong SWang JEldafrawy MLegault JSha EGraham AWu JWalker MZeng HPatros PLuu JKent KBetz V(2020)VTR 8ACM Transactions on Reconfigurable Technology and Systems10.1145/338861713:2(1-55)Online publication date: 1-Jun-2020
https://dl.acm.org/doi/10.1145/3388617
Ustaoğlu BSchmitz KGroße DDrechsler R(2020)ReCoFused partial reconfiguration for secure moving-target countermeasures on FPGAsSN Applied Sciences10.1007/s42452-020-3003-x2:8Online publication date: 10-Jul-2020
https://doi.org/10.1007/s42452-020-3003-x
Glick DGrigg JNelson BWirthlin M(2019)Maverick: A Stand-Alone CAD Flow for Partially Reconfigurable FPGA Modules2019 IEEE 27th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)10.1109/FCCM.2019.00012(9-16)Online publication date: Apr-2019
https://doi.org/10.1109/FCCM.2019.00012
Nelson B(2019)Third Party CAD Tools for FPGA Design—A Survey of the Current LandscapeIntelligent Information and Database Systems10.1007/978-3-030-17227-5_25(353-367)Online publication date: 29-Mar-2019
https://doi.org/10.1007/978-3-030-17227-5_25
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Table of Conten