Article

Free access

Virtual memory mapped network interface for the SHRIMP multicomputer

Authors:

Matthias A. Blumrich,

Richard Alpert,

Cezary Dubnicki,

Edward W. Felten,

Jonathan SandbergAuthors Info & Claims

ISCA '98: 25 years of the international symposia on Computer architecture (selected papers)

Pages 473 - 484

https://doi.org/10.1145/285930.286006

Published: 01 August 1998 Publication History

First page of PDF

References

[1]

Anant Agarwal, David Chaiken, Kirk Johnson, David Kranz, John Kubiatowicz, Kiyoshi Kurih~a, Beng- Hong Lim, Gino Man, and Dan Nussbanm. The MIT Alewife machine: A lgrge-scale distributed-memory multiprocessor. Technical Report MIT/LCS/TM-454, Massachusetts Institute of Technology, June 1991.

Digital Library

[2]

Robert Alverson, David Callahan, Daniel Cummings, Brian Koblenz, Allan Porterfield, and Burton Smith. The Tern computer system. In Proceedings of International Conference on Supercomputing, pages 1-6, 1990.

Digital Library

[3]

BCPR Services Inc. EISA Specification, Version 3.1~, 1992.

[4]

Roberto Bisiam and Mosur Ravishankax. PLUS: A distributed shazed-memory system. In Proceedings o/ 17th ISCA, pages 115-124, May 1990.

Digital Library

[5]

Shekhax Borkar, Robert Cohn, George Cox, Thomas Gross, H.T.Kung, Monica Lain, Margie Levine, Brian Moore, Wire Moore, Craig Peterson, Jim Susman, Jim Sutton, John Urbanski, and Jon Webb. Supporting systolic and memory communication in iWarp. In Proceedings of 17th ISCA, pages 70-81, May 1990.

Digital Library

[6]

Cray Research, Inc. Crav T3D S~stern Architecture Overview, 1993. Manual HR-04033.

[7]

William J. Dally, Roy Davison, J. A. Stuart Fiske, Greg Fyler, John S. Keen, Richard A. Lethin, Michael Noakes, and Peter R. Nuth. The message-driven processor: A multicomputer processing node with efficient mechanisms. IEEE Micro, 12(2):23-39, April 1992.

Digital Library

[8]

William J. Dally and Charles L. Seitz. The torus routing chip. Distributed Computing, 1:187-196, 1986.

[9]

William J. Daily and Charles L. Seitz.Deadlockfree message routing in multiprocessor interconnection networks. IEEE Transactions on Computers, (7,- 36(5):547-553, May 1987.

Digital Library

[10]

G. S. Delp, D. J. Farber, R. G. Minnich, J. M. Smith, and M. C. Tam. Memory as a network abstraction. IEEE Network, 5(4):34-41, July 1991.

Digital Library

[11]

Dana S. Henry and Christopher F. Joerg. A tightlycoupled processor-network interface. In Proceedings of 5th International Con}erence on Architectural Support for Programming Languages and Operating Systems, pages 111-122, October 1992.

Digital Library

[12]

Mark Homewood and Moray McLaren. Meiko CS-2 interconnect elan - elite design. In Proceedings of Hot Interconnects '90~ Symposium, August 1993.

[13]

Jiun-Ming Hsu and Prithviraj Banerjee. A message passing coprocessor for distributed memory multicomparers. In Proceedings of Supercomputing '90, pages 720-729, November 1990.

Digital Library

[14]

Intel Corporation. Paragon XP/S Product Overview, 1991.

[15]

Intel Corporation. Express Platlorms Technical Prod. uct SummoN: System Overview, April 1993.

[16]

Intel Corporation. Pentium Processor Data Book, 1993.

[17]

Andrew W. Wilson Jr. Richard P. LaRowe Jr. and Marc J. Teller. Hardware assist for distributed shared memory. In Proceedings of 13th International Conference on Distributed Computing Systems, pages 246-255, May 1993.

[18]

Charles E. Leiserson, Zahi S. Abuhamdeh, David C. Douglas, Carl R. Feynman, Mahesh N. Ganmukhi, Jeffrey V. Hill, Daniel Hillis, Bradley C. Kuszm&ul, Margaret A. St. Pierre, David S. Wells, Monica C. Wong, Shaw-Wen Yang, and Robert Zak. The network architecture of the Connection Machine CM- 5. in Proceedings of 4th A CM Symposium on Parallel Algorithms and Architectures, pages 272-285, June 1992.

Digital Library

[19]

Richard J. Lipton and jonathan S. Sandberg. PRAM: A scalable shared memory. Technical Report CS-TR- 180-88, Princeton University, September 1988.

[20]

Richard J. Littlefield. Characterizing and tuning communications performance for real applications. In Proceedings of the First lntel DELTA Applications Workshop, pages 179-190, February 1992.

[21]

Creve Maples. A high-performance, memory-based interconnection system for multicomputer environments. In Proceedings of Supercomputmg '90, pages 295-304, November 1990.

Digital Library

[22]

R.S. Nikhil, G.M. Papadopoulos, and Arvind. *T: A multithreaded massively parallel architecture. In Proceedings of 19th ISCA, pages I56-167, May 1992.

Digital Library

[23]

Steven Nugent. The iPSC/2 direct-c0nnect communication technology. In Proceedings of 3rd Con}erence on Hypercube Concurrent Computers and Applications, pages 51-60, January 1988.

Digital Library

[24]

John PMmer. The NCUBE family of highperformance parallel computer systems. In Proceedings o1 3rd Conference on Hypercube Concurrent Computers and Applications, pages 845-851, January 1988.

Digital Library

[25]

PCI SpeciM Interest Group. PCI Local Bus Specification, Revision 2.0, April 1993.

[26]

Paul Pierce. The NX/2 operating system. In Pro- Computers and Applications, pages 384-390, January 1988.

[27]

R.F. Ruhid, A. Tevanisn, M. Young, D. Golub, R. Baron, D. Black, W. Bolmky, and J. Chew. Mac~ne-independent virtual memory management for paged uniprocessor and multiprocessor architeclure. In Proceedings of ~nd International Conference on Architectural Support for Programming Lanuoages and Operating Systems, pages 31-41, October 1987.

[28]

Avtar S~ini. An overview of the Intel Pentium processor, in Compcon Spring '98, pages 60--62, February 1993.

[29]

Burton J. Smith. A pipelined, shared resource MIMD computer, in Proceedings of International Con/erence on Parallel Processing, pages 6-8, 1978.

[30]

Alfred Z. Spector. Performing remote operations efficiently on a local computer network. Communications o/the A CM, 25(4):246-260, April 1982.

Digital Library

[31]

Roger Traylor and Dave Dunning. Routing chip set for Intel Paragon parallel supercomputer. In Proceedings of Hot Chips '9~ Symposium, August 1992.

[32]

Thorsten von Eicken, David E. Culler, Seth Copen Goldstein, and Klaus Erik Schauser. Active messages: a mechanism for integrated communication and cornputation. In Proceedings of 19th ISCA, pages 256-266, May 1992.

Digital Library

[33]

Larry D. Wittie, Gudjon Hermannuon, and Ai Li. Eager sharing for efficient massive parallelism. In Proceedings of the 199~ International Conference on Parallel Processing, pages 251-255, August 1992.

Cited By

Garcia PCompton K(2008)Kernel sharing on reconfigurable multiprocessor systems2008 International Conference on Field-Programmable Technology10.1109/FPT.2008.4762387(225-232)Online publication date: Dec-2008
https://doi.org/10.1109/FPT.2008.4762387
Fredj ORenault É(2006)A Qualitative Analysis of the Critical's Path of Communication Models for Next Performant Implementations of High-speed InterfacesAdvances in Systems, Computing Sciences and Software Engineering10.1007/1-4020-5263-4_40(251-256)Online publication date: 2006
https://doi.org/10.1007/1-4020-5263-4_40

Index Terms

Virtual memory mapped network interface for the SHRIMP multicomputer

Recommendations

Virtual memory mapped network interface for the SHRIMP multicomputer
ISCA '94: Proceedings of the 21st annual international symposium on Computer architecture

The network interfaces of existing multicomputers require a significant amount of software overhead to provide protection and to implement message passing protocols. This paper describes the design of a low-latency, high-bandwidth, virtual memory-mapped ...
Virtual memory mapped network interface for the SHRIMP multicomputer
Special Issue: Proceedings of the 21st annual international symposium on Computer architecture (ISCA '94)

The network interfaces of existing multicomputers require a significant amount of software overhead to provide protection and to implement message passing protocols. This paper describes the design of a low-latency, high-bandwidth, virtual memory-mapped ...
Design and Implementation of Virtual Memory-Mapped Communication on Myrinet
IPPS '97: Proceedings of the 11th International Symposium on Parallel Processing

This paper describes the design and implementation of the virtual memory-mapped communication model (VMMC) on a Myrinet network of PCI-based PCs. VMMC has been designed and implemented for the SHRIMP multicomputer where it delivers user-to-user latency ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

ISCA '98: 25 years of the international symposia on Computer architecture (selected papers)

August 1998

546 pages

ISBN:1581130589

DOI:10.1145/285930

Editor:
Gurindar S. Sohi
Univ. of Wisconsin-Madison, Madison

Copyright © 1998 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

SIGARCH: ACM Special Interest Group on Computer Architecture
IEEE-CS\TCCA: TC on Computer Arhitecture

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 August 1998

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

ISCA98

Sponsor:

SIGARCH
IEEE-CS\TCCA

ISCA98: International Symposium on Computer Architecture

June 27 - July 2, 1998

Barcelona, Spain

Acceptance Rates

Overall Acceptance Rate 543 of 3,203 submissions, 17%

Upcoming Conference

ISCA '25

Sponsor:
sigarch

The 52nd Annual International Symposium on Computer Architecture

June 21 - 25, 2025

Tokyo , Japan

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

2
Total Citations
View Citations
452
Total Downloads

Downloads (Last 12 months)33
Downloads (Last 6 weeks)6

Reflects downloads up to 15 Oct 2024

Other Metrics

View Author Metrics

Citations

Cited By

Garcia PCompton K(2008)Kernel sharing on reconfigurable multiprocessor systems2008 International Conference on Field-Programmable Technology10.1109/FPT.2008.4762387(225-232)Online publication date: Dec-2008
https://doi.org/10.1109/FPT.2008.4762387
Fredj ORenault É(2006)A Qualitative Analysis of the Critical's Path of Communication Models for Next Performant Implementations of High-speed InterfacesAdvances in Systems, Computing Sciences and Software Engineering10.1007/1-4020-5263-4_40(251-256)Online publication date: 2006
https://doi.org/10.1007/1-4020-5263-4_40

View Options

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

Media

Figures

Other

Tables

View Table of Contents