Article

Free access

Predictor-directed stream buffers

Authors:

Timothy Sherwood,

Suleyman Sair, and

Brad CalderAuthors Info & Claims

MICRO 33: Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture

December 2000

Pages 42 - 53

https://doi.org/10.1145/360128.360135

Published: 01 December 2000 Publication History

PDF eReader Publisher Site

Supplementary Material

PS File (p42-sherwood.ps)

Download
1.07 MB

References

[1]

T. Alexander and G. Kedem. Distributed prefetch-buffer/cache design for high performance memory systems. In Proceedings of the Second International Symposium on High-Performance Computer Architecture, February 1996.

Digital Library

Google Scholar

[2]

M. Bekerman, S. Jourdan, R. Ronen, G. Kirshenboim, L. Rappoport, A. Yoaz, and U Weiser. Correlated load-address predictors. In 26th Annual International Symposium on Computer Architecture, May 1999.

Digital Library

Google Scholar

[3]

A. Berrached, L. Coraor, and P. Hulina. A decoupled access/execute architecture for efficient accesss of structured data. In In the Hawaii International Conference on System Services, January 1993.

Google Scholar

[4]

B. Black, B. Mueller, S. Postal, R. Rakvie, N. Utamaphethai, and J. P. Shen. Load execution latency reduction. In 12th International Conference on Supercomputing, June 1998.

Digital Library

Google Scholar

[5]

D. C. Burger and T. M. Austin. The simplescalar tool set, version 2.0. Technical Report CS-TR-97-1342, University of Wisconsin, Madi-son, June 1997.

Digital Library

Google Scholar

[6]

M.J. Charney and T.R. Puzak. Prefetching and memory system behavior of the spec95 benchmark suite. IBM Journal of Research and Development, 41(3), May 1997.

Digital Library

Google Scholar

[7]

M.J. Charney and A.P. Reeves. Generalized correlation based hardware prefetching. Technical Report EE-CEG-95-1, Cornell University, February 1995.

Digital Library

Google Scholar

[8]

T-F. Chen and J-L. Baer. Effective hardware-based data prefetching for high performance processors. IEEE Transactions on Computers, 5(44):609-623, May 1995.

Digital Library

Google Scholar

[9]

T.F. Chen and J.L. Baer. Reducing memory latency via non-blocking and prefetching caches. In Proceedings of the Fourth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-IV), pages 51-61, October 1992.

Digital Library

Google Scholar

[10]

C. Chi and C. Cheung. Hardware-driven prefetching for pointer data references. In In the ACM International Conference on Supercomputing, pages 377-384, June 1998.

Digital Library

Google Scholar

[11]

G. Chrysos and J. Emer. Memory dependence prediction using store sets. In 25th Annual International Symposium on Computer Architecture, June 1998.

Digital Library

Google Scholar

[12]

R. J. Eickemeyer and S. Vassiliadis. A load instruction unit for pipelined processors. IBM Journal of Research and Development, 37:547-564, July 1993.

Digital Library

Google Scholar

[13]

K. Farkas, P. Chow, N. Jouppi, and Z. Vranesic. Memory-system design onsiderations for dynamically-scheduled processors. In 24th Annual International Symposium on Computer Architecture, June 1997.

Digital Library

Google Scholar

[14]

K. Farkas and N. Jouppi. Complexity/performance tradeoffs with non-blocking loads. In 21st Annual International Symposium on Computer Architecture, pages 211-222, April 1994.

Digital Library

Google Scholar

[15]

M. Farrens and A.Pleszkun. Implementation of the pipe processor. IEEE Computer, January 1991.

Digital Library

Google Scholar

[16]

J. Gonzalez and A. Gonzalez. Speculative execution via address prediction and data prefetching. In 11th International Conference on Supercomputing, pages 196-203, July 1997.

Digital Library

Google Scholar

[17]

G.P. Jones and N.P. Topham. A comparison of data prefetching on an access decoupled and superscalar machine. In 30th International Symposium on Microarchitecture, December 1997.

Digital Library

Google Scholar

[18]

D. Joseph and D. Grunwald. Prefetching using markov predictors. In 24th Annual International Symposium on Computer Architecture, June 1997.

Digital Library

Google Scholar

[19]

N. Jouppi. Improving direct-mapped cache performance by the addition of a small fully associative cache and prefetch buffers. In Proceedings of the 17th Annual International Symposium on Computer Architecture, May 1990.

Digital Library

Google Scholar

[20]

S. McFarling. Combining branch predictors. Technical Report TN- 36, Digital Equipment Corporation, Western Research Lab, June 1993.

Google Scholar

[21]

T.C. Mowry, M.S. Lam, and A. Gupta. Design and evaluation of a compiler algorithm for prefetching. In Proceedings of the Fifth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-V), October 1992.

Digital Library

Google Scholar

[22]

S. Palacharla and R. Kessler. Evaluating stream buffers as secondary cache replacement. In 21st Annual International Symposium on Computer Architecture, April 1994.

Digital Library

Google Scholar

[23]

G. Reinman, B. Calder, and T. Austin. Fetch-directed instruction prefetching. In 32nd International Symposium on Microarchitecture, November 1999.

Digital Library

Google Scholar

[24]

G. Reinman, B. Calder, and T. Austin. A power efficient speculative fetch architecture. Technical Report UCSD-CS2000-0657, University of Califonia, San Diego, June 2000.

Digital Library

Google Scholar

[25]

A. Roth, A. Moshovos, and G. Sohi. Dependence based prefetching for linked data structures. In Eigth International Conference on Architectural Support for Programming Languages and Operating Systems, October 1998.

Digital Library

Google Scholar

[26]

A. Roth and G. Sohi. Effective jump-pointer prefetching for linked data structures. In 26th Annual International Symposium on Computer Architecture, May 1999.

Digital Library

Google Scholar

[27]

A. Saulsbury, F. Dahlgren, and P. Stenstrom. Recency-based tbl preloading. In 27th Annual International Symposium on Computer Architecture, June 2000.

Digital Library

Google Scholar

[28]

Y. Sazeides and J. E. Smith. The predictability of data values. In 30th International Symposium on Microarchitecture, pages 248-258, December 1997.

Digital Library

Google Scholar

[29]

Y. Sazeides and J. E. Smith. Modeling program predictability. In 25th Annual International Symposium on Computer Architecture, June 1998.

Digital Library

Google Scholar

[30]

T. Sherwood and B. Calder. Time varying behavior of programs. Technical Report UCSD-CS99-630, University of Califonia, San Diego, August 1999.

Google Scholar

[31]

J. E. Smith and W.-C. Hsu. Prefetching in supercomputer instruction caches. In Proceedings of Supercomputing, November 1992.

Digital Library

Google Scholar

[32]

K. Wang and M. Franklin. Highly accurate data value prediction using hybrid predictors. In 30th Annual International Symposium on Microarchitecture, December 1997.

Digital Library

Google Scholar

[33]

C. Yang and A. Lebeck. Push vs. pull: Data movement for linked data structures. In In the ACM International Conference on Supercomputing, June 2000.

Digital Library

Google Scholar

Cited By

View all

Didier GMaurice CGeimer AGhandour W(2022)Characterizing Prefetchers using CacheObserver2022 IEEE 34th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD)10.1109/SBAC-PAD55451.2022.00028(170-179)Online publication date: Nov-2022
https://doi.org/10.1109/SBAC-PAD55451.2022.00028
Zhang CZeng YShalf JGuo X(2020)RnR: A Software-Assisted Record-and-Replay Hardware Prefetcher2020 53rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)10.1109/MICRO50266.2020.00057(609-621)Online publication date: Oct-2020
https://doi.org/10.1109/MICRO50266.2020.00057
Bakhshalipour MTabaeiaghdaei SLotfi-Kamran PSarbazi-Azad H(2019)Evaluation of Hardware Data Prefetchers on Server ProcessorsACM Computing Surveys10.1145/331274052:3(1-29)Online publication date: 18-Jun-2019
https://dl.acm.org/doi/10.1145/3312740
Show More Cited By

Index Terms

Predictor-directed stream buffers
1. Hardware
  1. Integrated circuits
    1. Semiconductor memory
  2. Robustness
2. Software and its engineering
  1. Software organization and properties
    1. Contextual software domains
      1. Operating systems
        Communications management
        Buffering

Recommendations

A Decoupled Predictor-Directed Stream Prefetching Architecture

An effective method for reducing the effect of load latency in modern processors is data prefetching. One form of hardware-based data prefetching, stream buffers, has been shown to be particularly effective due to its ability to detect data streams and ...
Read More
Dual-Paradigm Stream Processing
ICPP '18: Proceedings of the 47th International Conference on Parallel Processing

Existing stream processing frameworks operate either under data stream paradigm processing data record by record to favor low latency, or under operation stream paradigm processing data in micro-batches to desire high throughput. For complex and mutable ...
Read More
Performance of fiber delay-line buffers in asynchronous packet-based optical switching networks with wavelength conversion

A major challenge in asynchronous packet-based optical networks is packet contention, which occurs when two or more packets head to the same output at the same time. To resolve contention in the optical domain, two primary approaches are wavelength ...
Read More

Comments

Information & Contributors

Information

Published In

MICRO 33: Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture

December 2000

357 pages

ISBN:1581131968

DOI:10.1145/360128

Chairmen:
Andrew Wolfe
S3 Incorporated
,
Michael Schlansker
Hewlett-Packard

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 December 2000

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

MICRO00

Sponsor:

IEEE TC - MICRO
SIGMICRO

MICRO00: 33rd Annual International Symposium on Microarchitecture

California, Monterey, USA

Acceptance Rates

MICRO 33 Paper Acceptance Rate 31 of 110 submissions, 28%;

Overall Acceptance Rate 484 of 2,242 submissions, 22%

Upcoming Conference

MICRO '24

Sponsor:
sigmicro

57th Annual IEEE/ACM International Symposium on Microarchitecture

November 2 - 6, 2024

Austin , TX , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

83
Total Citations
View Citations
832
Total Downloads

Downloads (Last 12 months)128
Downloads (Last 6 weeks)10

Other Metrics

View Author Metrics

Citations

Cited By

View all

Didier GMaurice CGeimer AGhandour W(2022)Characterizing Prefetchers using CacheObserver2022 IEEE 34th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD)10.1109/SBAC-PAD55451.2022.00028(170-179)Online publication date: Nov-2022
https://doi.org/10.1109/SBAC-PAD55451.2022.00028
Zhang CZeng YShalf JGuo X(2020)RnR: A Software-Assisted Record-and-Replay Hardware Prefetcher2020 53rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)10.1109/MICRO50266.2020.00057(609-621)Online publication date: Oct-2020
https://doi.org/10.1109/MICRO50266.2020.00057
Bakhshalipour MTabaeiaghdaei SLotfi-Kamran PSarbazi-Azad H(2019)Evaluation of Hardware Data Prefetchers on Server ProcessorsACM Computing Surveys10.1145/331274052:3(1-29)Online publication date: 18-Jun-2019
https://dl.acm.org/doi/10.1145/3312740
Wang ZNowatzki TManne SHunter HAltman E(2019)Stream-based memory access specialization for general purpose processorsProceedings of the 46th International Symposium on Computer Architecture10.1145/3307650.3322229(736-749)Online publication date: 22-Jun-2019
https://dl.acm.org/doi/10.1145/3307650.3322229
Mittal S(2016)A Survey of Recent Prefetching Techniques for Processor CachesACM Computing Surveys10.1145/290707149:2(1-35)Online publication date: 2-Aug-2016
https://dl.acm.org/doi/10.1145/2907071
Falsafi BWenisch T(2014)A Primer on Hardware PrefetchingSynthesis Lectures on Computer Architecture10.2200/S00581ED1V01Y201405CAC0289:1(1-67)Online publication date: 31-May-2014
https://doi.org/10.2200/S00581ED1V01Y201405CAC028
Chung IKim CWen HCong GHollingsworth J(2012)Application data prefetching on the IBM blue gene/Q supercomputerProceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis10.5555/2388996.2389116(1-8)Online publication date: 10-Nov-2012
https://dl.acm.org/doi/10.5555/2388996.2389116
Negi AArmejach ACristal AUnsal OStenstrom PYew PCho SDeRose LLilja D(2012)Transactional prefetchingProceedings of the 21st international conference on Parallel architectures and compilation techniques10.1145/2370816.2370844(181-190)Online publication date: 19-Sep-2012
https://dl.acm.org/doi/10.1145/2370816.2370844
Roy SChakraborty KGroeneveld PSciuto DHassoun S(2012)Predicting timing violations through instruction-level path sensitization analysisProceedings of the 49th Annual Design Automation Conference10.1145/2228360.2228555(1074-1081)Online publication date: 3-Jun-2012
https://dl.acm.org/doi/10.1145/2228360.2228555
Manikantan RGovindarajan RRajan KKatevenis MMartonosi MKozyrakis CTemam O(2011)Extended historiesProceedings of the 6th International Conference on High Performance and Embedded Architectures and Compilers10.1145/1944862.1944875(67-76)Online publication date: 24-Jan-2011
https://dl.acm.org/doi/10.1145/1944862.1944875
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

A Decoupled Predictor-Directed Stream Prefetching Architecture

Dual-Paradigm Stream Processing

Performance of fiber delay-line buffers in asynchronous packet-based optical switching networks with wavelength conversion

Comments

Published In

Sponsors

Publisher

Publication History

Permissions

Check for updates

Qualifiers

Conference

Acceptance Rates

Upcoming Conference

Other Metrics

Article Metrics

Other Metrics

Cited By

PDF

eReader

Login options

Full Access

Supplementary Material

References

Cited By

Index Terms

Recommendations

A Decoupled Predictor-Directed Stream Prefetching Architecture

Dual-Paradigm Stream Processing

Performance of fiber delay-line buffers in asynchronous packet-based optical switching networks with wavelength conversion

Comments

Information

Published In

Sponsors

Publisher

Publication History

Permissions

Check for updates

Qualifiers

Conference

Acceptance Rates

Upcoming Conference

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

View options

PDF

eReader

Get Access

Login options

Full Access

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations