Cited By
View all- Doboli ADoboli S(2020)A novel agent-based, evolutionary model for expressing the dynamics of creative open-problem solving in small groupsApplied Intelligence10.1007/s10489-020-01919-6Online publication date: 27-Oct-2020
Integrated high-level synthesis and power-net routing for digital design under switching noise constraints
Authors: 
Alex Doboli, Ranga VemuriAuthors Info & Claims
Alex Doboli, Ranga VemuriAuthors Info & ClaimsPages 629 - 634
Abstract
This paper presents a CAD methodology and a tool for high-level synthesis (HLS) of digital hardware for mixed analog-digital chips. In contrast to HLS for digital applications, HLS for mixed-signal systems is mainly challenged by constraints, such as digital switching noise (DSN), that are due to the analog circuits. This paper discusses an integrated approach to HLS and power net routing for effectively reducing DSN. Motivation for this research is that HLS has a high impact on DSN reduction, however, DSN evaluation is very difficult at a high level. Integrated approach also employs an original method for fast evaluation of DSN and an algorithm for power net routing and sizing. Experiments showed that our combined binding and scheduling method produces better results than traditional HLS techniques. Finally, DSN evaluation using the proposed algorithm can be significantly faster than SPICE simulation.
References
[1]
X. Aragones et al, "Analysis and Solutions for Switched Noise Coupling in Mixed-Signal ICs", Kluwer, 1999.
[2]
R. Bergamaschi, "Behavioral Network Graph Unifying the Domains of High-Level and Logical Synthesis", Proc. of DAC, 1999.
[3]
K. Boese, A. Kahng, G. Robins, "High-Performance Routing Trees with Identified Critical Skins", Proc. of DAC, 1993.
[4]
E. Charbon et al, "Modeling Digital Substrate Noise Injection in Mixed-Signal IC's", IEEE Trans. on CADICS, Vol.18, No.3, March 1999, pp.301-310.
[5]
G. De Micheli, "Synthesis and Optimization of Digital Circuits", McGraw-Hill, 1994.
[6]
A. Doboli, "Specification and Design-Space Exploration for High-Level Synthesis of Analog and Mixed-Signal Systems", Ph.D. Thesis, University of Cincinnati, 2000.
[7]
W. Dougherty, D. Thomas, "Unifying Behavioral Synthesis and Physical Design", Proc. of DAC, 2000.
[8]
K. Joardar, "A Simple Approach to Modeling Cross-Talk in Integrated Circuits", IEEE JSSC, Vol. 29, no. 10, October 1994, pp. 1212-1219.
[9]
J. Nestor, G. Krishnamoorthy, "SALSA: A New Approach to Scheduling with Timing Constraints", IEEE Trans. on CADICS, May 1993.
[10]
P. G.Paulin, J. P. Knight, "Force Directed Scheduling for the Behavior Synthesis of ASICs", IEEE Trans. on CADICS, volume 8, June 1989, pp.661-679.
[11]
C. Reeves, "Modern Heuristic Techniques for Combinatorial Problems", J. Wiley, 1993.
[12]
S. Govindarajan et al, "Cone-Based Clustering Heuristic for List-Scheduling Algorithms", Proc. of ED & TC,1997.
[13]
B. Stanisic et al, "Synthesis of Power Distribution to Manage Signal Integrity in Mixed-Signal ICs", Kluwer, 1996.
Index Terms
- Integrated high-level synthesis and power-net routing for digital design under switching noise constraints
Recommendations
High-Level Test Synthesis: A Survey from Synthesis Process Flow Perspective
High-level test synthesis is a special class of high-level synthesis having testability as one of the important components. This article presents a detailed survey on recent developments in high-level test synthesis from a synthesis process flow ...
Layout-driven RTL binding techniques for high-level synthesis
ISSS '96: Proceedings of the 9th international symposium on System synthesisThe importance of effective and efficient accounting of layout effects is well-established in high-level synthesis (HLS), since it allows more realistic exploration of the design space and the generation of solutions with predictable metrics. This ...
Comments
Information & Contributors
Information
Published In
Copyright © 2001 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
Sponsors
- EDAC: Electronic Design Automation Consortium
- SIGDA: ACM Special Interest Group on Design Automation
- IEEE-CAS: Circuits & Systems
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 22 June 2001
Check for updates
Qualifiers
- Article
Conference
DAC01
Sponsor:
- EDAC
- SIGDA
- IEEE-CAS
Acceptance Rates
Overall Acceptance Rate 1,770 of 5,499 submissions, 32%
Upcoming Conference
DAC '25
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- View Citations1Total Citations
- 19Total Downloads
- Downloads (Last 12 months)2
- Downloads (Last 6 weeks)0
Reflects downloads up to 10 Aug 2024
Other Metrics
Citations
Cited By
View all- Doboli ADoboli S(2020)A novel agent-based, evolutionary model for expressing the dynamics of creative open-problem solving in small groupsApplied Intelligence10.1007/s10489-020-01919-6Online publication date: 27-Oct-2020
View Options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in