Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
article
Free access

A multi-microprocessor implementation of a general purpose pipelined CPU

Published: 01 March 1977 Publication History

Abstract

This paper discusses and shows by example the potential of a network of microprogrammable microprocessors as a cost-effective alternative to traditional hardwired medium- and large-scale mainframes. While biased towards vector processing, this system is not intended to compete with multi-million dollar supercomputers such as the 360/195, CDC STAR, Illiac IV, CRAY-1, TI ASC, etc., which use special algorithms and the fastest circuitry available.
The architecture incorporates pipelining, multiprocessing and distributed processing techniques with bipolar microprocessor technology. The result should be a machine which will equal or outperform most traditional third- and fourth-generation mainframes at a fraction of the CPU cost. This should be the case even for scalar, general purpose computation.

References

[1]
Yu, M.L. and A.M. Saxema, "Coherent A.C. Josephson Effect in a Bulk Granular Superconducting System", Brookhaven National Laboratory, New York, Sept., 1974.
[2]
Stotts, L.B., "High Speed Optical Matrix Multiplier System", Department of the Navy, Washington, D.C., May 1975.
[3]
Hintz, R.G. and D.P. Tate, "Control Data STAR-100 Processor Design", Proceedings Sixth Annual IEEE Computer Society International Conference, San Francisco, California, September 1972.
[4]
Cray, Seymour, "An Introduction to the CRAY-1 Computer", Cray Research, Inc., Chippewa Falls, 1975.
[5]
Barnes, G.H. et al., "The Illiac IV Computer", IEEE Transactions on Computers, Vol. C-17, No. 8, August 1968, pp. 746-757.
[6]
Fuller, Samuel H., "Price/Performance Comparison of C. mmp and the PDP-10", ACM/IEEE Symposium on Computer Architecture, January 1976.
[7]
Dennis, J.B. and D.P. Misunas, "A Computer Architecture for Highly Parallel Signal Processing", Proceedings of the ACM 1974 National Conference, ACM, New York, November 1974.
[8]
Tomasulo, R.M. "An Efficient Algorithm for Exploiting Multiple Arithmetic Units", IBM J R & D, 11, 1967 pp. 25-33.
[9]
Thornton, J.E., Design of a Computer, the Control Data 6600, Scott, Foresman and Co., Glenview, Ill., 1970
[10]
Wedel, D. "FORTRAN for Texas Instruments ASC System", SIGPLAN Notices, Vol. 10, No. 3, March 1975.
[11]
Ramseyer, R.R., "Multi-microprocessor Implementation of General Purpose Mainframe CPU Systems", Masters Thesis, University of Pennsylvania, August 1976.

Cited By

View all

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM SIGARCH Computer Architecture News
ACM SIGARCH Computer Architecture News  Volume 5, Issue 7
March 1977
210 pages
ISSN:0163-5964
DOI:10.1145/633615
Issue’s Table of Contents
  • cover image ACM Conferences
    ISCA '77: Proceedings of the 4th annual symposium on Computer architecture
    March 1977
    210 pages
    ISBN:9781450379113
    DOI:10.1145/800255

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 March 1977
Published in SIGARCH Volume 5, Issue 7

Check for updates

Author Tags

  1. Array processing
  2. Distributed processing
  3. Microprocessors
  4. Pipeline
  5. Vector machine

Qualifiers

  • Article

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)104
  • Downloads (Last 6 weeks)24
Reflects downloads up to 16 Oct 2024

Other Metrics

Citations

Cited By

View all

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Get Access

Login options

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media