- ,,,,edit
Research Interests:
Research Interests:
Research Interests:
A World Wide Web (WWW) based client/server system has been developed which uses Java servlet technology. The system allows a server-side, process-independent layout generator servlet to generate active messages, which create design rule... more
A World Wide Web (WWW) based client/server system has been developed which uses Java servlet technology. The system allows a server-side, process-independent layout generator servlet to generate active messages, which create design rule correct geometry of analogue components such as resistors, capacitors and transistors within a design system on the local workstation. This combination of server based servlets and active
Research Interests:
... Integrated, Windows-Based EDA Tools LT Walczowski, KR Dimond and WAJ Waller Electronic Engineering Laboratory, University of Kent, Canterbury, Kent, CT2 7NT, UK. 'Tel: (+44) 1227 764000; Fax: (+44) 1227 456084.... more
... Integrated, Windows-Based EDA Tools LT Walczowski, KR Dimond and WAJ Waller Electronic Engineering Laboratory, University of Kent, Canterbury, Kent, CT2 7NT, UK. 'Tel: (+44) 1227 764000; Fax: (+44) 1227 456084. E-mail: LTWalczowski@ukc.ac.uk ...
Research Interests:
Final year students have been designing full custom integrated circuits for their final year projects, submitting their designs for fabrication and testing the packaged devices on their return. This paper describes the tools used, the... more
Final year students have been designing full custom integrated circuits for their final year projects, submitting their designs for fabrication and testing the packaged devices on their return. This paper describes the tools used, the designs undertaken and the benefits of allowing students to carry out full custom design projects.
Research Interests:
Research Interests:
... 1 Introduction The complete full-custom VLSI design cycle is parti-tioned into three main stages, each of which will be described in detail in ... of STICKS are the symbolic leaf cell editor, STX, which students use to design digital... more
... 1 Introduction The complete full-custom VLSI design cycle is parti-tioned into three main stages, each of which will be described in detail in ... of STICKS are the symbolic leaf cell editor, STX, which students use to design digital leaf cells in terms of stick diagrams, and PHYSGEN ...
ABSTRACT The design of increasingly complex integrated circuits requires synthesis tools rather than analysis tools. A tool that calculates transistor sizes is useful both to design a new circuit and to move an existing design to another... more
ABSTRACT The design of increasingly complex integrated circuits requires synthesis tools rather than analysis tools. A tool that calculates transistor sizes is useful both to design a new circuit and to move an existing design to another process. The paper describes an algorithm that can be used in such a program to structure an otherwise unstructured array of unsized transistors in a CMOS digital circuit. This structure is related to the functionality of the circuit, so that the sizing model is provided with all the information required. The paper then goes on to discuss how the `subcircuits' were ordered so that they could be sized, taking the necessary factors into account
The authors present an overview of a system designed to generate integrated circuits so that they meet their performance specifications. The system is based around CSL (Circuit Specification Language), an object-oriented language designed... more
The authors present an overview of a system designed to generate integrated circuits so that they meet their performance specifications. The system is based around CSL (Circuit Specification Language), an object-oriented language designed specifically for the purpose of generating integrated circuits. The usefulness of CSL in calculating the size of transistors in the circuit so that they meet the specification
Research Interests:
An introductory course in Electronic CAD for first year students has been developed. The course gives basic training in the use of CAD tools and looks at their role in the design of an electronic system. This paper describes the course,... more
An introductory course in Electronic CAD for first year students has been developed. The course gives basic training in the use of CAD tools and looks at their role in the design of an electronic system. This paper describes the course, its origins and our experiences in giving it.
Research Interests:
Page 192. THE DEVELOPMENT OF VERY LARGE SCALE INTEGRATION SYSTEMS DILVAN DE ABREU MOREIRA University of Sao Paulo, SCE-ICMC-USP, 13560-970 Sao Carlos-SP, Brazil LES WALCZOWSKI Electronic ...
Research Interests:
ABSTRACT Agents are defined as software components that communicate with their peers by exchanging messages in a communication language. They are used in the placer server of the Agents system, a distributed, client-server system that... more
ABSTRACT Agents are defined as software components that communicate with their peers by exchanging messages in a communication language. They are used in the placer server of the Agents system, a distributed, client-server system that generates mask level layout of full custom VLSI leaf cells. The system is formed from four server programs: the Placer, Router, Database and Broker. This paper describes the placer server which uses groups of these small software agents and the genetic algorithm to place optimally the components of a leaf cell
Research Interests:
It is well recognised that employers increasingly use social media sites to recruit and screen potential employees. In the digital media industry, which is especially concerned with the development of web services and applications,... more
It is well recognised that employers increasingly use social media sites to recruit and screen potential employees. In the digital media industry, which is especially concerned with the development of web services and applications, maintaining an active Online Identity becomes especially important. The Online Identity of a person working in this industry makes a vital contribution to developing their network of professional contacts and relationships. Professional social networks provide undergraduates with an ability to advertise their skills and experience. However, the platform used to disseminate this information can be limiting in allowing the physical demonstration of a student’s skills. This paper is concerned with how we have integrated the establishment of a student’s Online Identity within the Digital Media undergraduate curriculum. In particular, we explore how the digital portfolio, which not only serves as a way of displaying the person’s professionalism and skills but also a shop window of their creative ability, is an important component of a student’s Online Identity. This paper describes the workflows that have been adopted in developing a student’s Online Identity, and the use of Precedence Analysis Diagrams together with desktop wireframes, as key stages in developing responsive websites that serve as digital portfolios.
Research Interests:
Research Interests:
A three-tier client/server system for the synthesis of VLSI circuits has been developed. The design system uses the World Wide Web as a backbone communications medium, whilst the sub-components of the synthesis applications are organised... more
A three-tier client/server system for the synthesis of VLSI circuits has been developed. The design system uses the World Wide Web as a backbone communications medium, whilst the sub-components of the synthesis applications are organised as servers, accessed through client/server communications between a tool server and thin client applets. This paper describes the architecture of the system, and in particular
Research Interests:
Bipolar op-amp IC modules with a simple circuit structure are difficult to design for a wide range of design specifications, due to strong correlations between transistor parameters. As a result, bipolar op-amps are commonly designed... more
Bipolar op-amp IC modules with a simple circuit structure are difficult to design for a wide range of design specifications, due to strong correlations between transistor parameters. As a result, bipolar op-amps are commonly designed resorting to complicated circuit structures which result in large chip area and high fabrication cost. We have developed a new synthesis approach which can generate
Object technology can be applied to analog VLSI design to exploit circuit compositional hierarchy, design process hierarchy and design module reuse. Conventional object-oriented programming languages are not suitable for such application... more
Object technology can be applied to analog VLSI design to exploit circuit compositional hierarchy, design process hierarchy and design module reuse. Conventional object-oriented programming languages are not suitable for such application due to the difficulties in describing VLSI circuit behaviour, modelling design technology/process hierarchy, implementing class name sharing and dynamically configuring design database. To overcome these difficulties, we have developed
Research Interests:
A technology independent synthesis system which rapidly generates the layout of analog VLSI circuits has been developed. Based on a specification of a circuit's required performance and the target process, a design... more
A technology independent synthesis system which rapidly generates the layout of analog VLSI circuits has been developed. Based on a specification of a circuit's required performance and the target process, a design rule correct layout is generated. The complete system has been tested by synthesizing op amps in the CMOS and bipolar domains. Comparison of the specification with results of
Research Interests:
Research Interests:
Research Interests:
The authors present a method for automatically calculating the size of the transistors and passive components in a CMOS op-amp given the specification and loading of the op-amp. The method is similar to that used in the OASYS program in... more
The authors present a method for automatically calculating the size of the transistors and passive components in a CMOS op-amp given the specification and loading of the op-amp. The method is similar to that used in the OASYS program in that it uses no simulation. Like the OASYS method, the authors estimate the sizes and then calculate the parasitics. The parasitics calculated are then used to recalculate the sizes. This process continues until the parasitics change only little. Unlike OASYS, the authors separated the sizing method from the model of the transistor. This means one is able to use any transistor model to size the transistors, and, because the method does not use simulation and so makes less calls of the model equations, the model used can be more complicated than that used for simulation