93C86
93C86
93C86
93C76/86
8K/16K 5.0V Microwire Serial EEPROM
Features: Package Types
Single 5.0V supply
PDIP Package
Low-power CMOS technology
- 1 mA active current typical
ORG pin selectable memory configuration CS 1 8 VCC
93C76/86
1024 x 8- or 512 x 16-bit organization (93C76) 7
CLK 2 PE
2048 x 8- or 1024 x 16-bit organization (93C86)
DI 3 6 ORG
Self-timed erase and write cycles
DO 4 5 VSS
(including auto-erase)
Automatic ERAL before WRAL
Power on/off data protection circuitry
SOIC Package
Industry standard 3-wire serial I/O
Device status signal during erase/write cycles
1 8
93C76/86
Sequential read function CS VCC
1,000,000 erase/write cycles ensured CLK 2 7 PE
Data retention > 200 years DI 3 6 ORG
DO 4 5 VSS
8-pin PDIP/SOIC package
Temperature ranges supported
- Commercial (C): 0C to +70C
- Industrial (I): -40C to +85C Block Diagram
- Automotive (E) -40C to +125C
VCC VSS
Description:
The Microchip Technology Inc. 93C76/86 are 8K and
Memory Address
16K low voltage serial Electrically Erasable PROMs. Array Decoder
The device memory is configured as x8 or x16 bits
depending on the ORG pin setup. Advanced CMOS
technology makes these devices ideal for low power
nonvolatile memory applications. These devices also Address
Counter
have a Program Enable (PE) pin to allow the user to
write protect the entire contents of the memory array.
The 93C76/86 is available in standard 8-pin PDIP and
8-pin surface mount SOIC packages. Data Output
Register Buffer
DO
DI
Mode
PE Decode
CS Logic
Clock
CLK
Generator
NOTICE: Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the
device. This is a stress rating only and functional operation of the device at these or any other conditions above those
indicated in the operational listings of this specification is not implied. Exposure to Absolute Maximum Rating
conditions for extended periods may affect device reliability.
2.2 DI/DO
It is possible to connect the Data In and Data Out pins
together. However, with this configuration it is possible
for a bus conflict to occur during the dummy zero
that precedes the read operation, if A0 is a logic high
level. Under such a condition the voltage level seen at
Data Out is undefined and will depend upon the relative
impedances of Data Out and the signal source driving
A0. The higher the current sourcing capability of A0,
the higher the voltage at the Data Out pin.
CLK
DI 1 1 0 AN ... A0
CLK
DI 1 0 0 1 1 x ... x
ORG = VCC, 8 XS
ORG = VSS, 9 XS
TCSL
CS
CLK
DI 1 0 0 0 0 x ... x
ORG = VCC, 8 Xs
ORG = VSS, 9 XS
CS Standby
CLK
DI 1 0 1 AN ... A0 DN ... D0
TCZ
High-impedance Busy Ready
DO
TWC
Standby
CS
CLK
DI 1 0 0 0 1 x ... x DN ... D0
TCZ
High-impedance Busy
DO Ready
CS Standby
CLK
DI 1 1 1 AN ... ... A0
TCZ
High-impedance
DO Busy Ready
TWC
CS Standby
CLK
DI 1 0 0 1 0 x ... x
TCZ
High-impedance
DO Busy Ready
TEC
ORG = VCC, 8 Xs
ORG = VSS, 9 Xs Ensure at VCC = +4.5V to +5.5V.
CS must be low for 250 ns minimum (TCSL) between This pin also provides Ready/Busy status information
consecutive instructions. If CS is low, the internal during erase and write cycles. Ready/Busy status
control logic is held in a RESET status. information is available when CS is high. It will be
displayed until the next Start bit occurs as long as CS
stays high.
4.2 Serial Clock (CLK)
The Serial Clock is used to synchronize the communi- 4.5 Organization (ORG)
cation between a master device and the 93C76/86.
Opcode, address and data bits are clocked in on the When ORG is connected to VCC, the x16 memory
positive edge of CLK. Data bits are also clocked out on organization is selected. When ORG is tied to VSS, the
the positive edge of CLK. x8 memory organization is selected. There is an
internal pull-up resistor on the ORG pin that will select
CLK can be stopped anywhere in the transmission x16 organization when left unconnected.
sequence (at high or low level) and can be continued
anytime with respect to clock high time (TCKH) and
clock low time (TCKL). This gives the controlling master
4.6 Program Enable (PE)
freedom in preparing opcode, address and data. This pin allows the user to enable or disable the ability
CLK is a don't care if CS is low (device deselected). If to write data to the memory array. If the PE pin is
CS is high, but Start condition has not been detected, floated or tied to VCC, the device can be programmed.
any number of clock cycles can be received by the If the PE pin is tied to VSS, programming will be
device without changing its status (i.e., waiting for Start inhibited. There is an internal pull-up on this device that
condition). enables programming if this pin is left floating.
CLK cycles are not required during the self-timed write
(i.e., auto erase/write) cycle.
XXXXXXXX 93C76
XXXXXNNN 017
YYWW 0410
XXXXXXXX 93C86
XXXXYYWW /SN0410
NNN 017
Note: In the event the full Microchip part number cannot be marked on one line, it will
be carried over to the next line, thus limiting the number of available
characters for customer-specific information.
Note: For the most current package drawings, please see the Microchip Packaging Specification located
at http://www.microchip.com/packaging
E1
n 1
A A2
L
c
A1
B1
p
eB B
Note: For the most current package drawings, please see the Microchip Packaging Specification located
at http://www.microchip.com/packaging
E1
D
2
B n 1
h
45
c
A A2
L A1
From: Name
Company
Address
City / State / ZIP / Country
Telephone: (_______) _________ - _________ FAX: (______) _________ - _________
Application (optional):
Would you like a reply? Y N
Questions:
2. How does this document meet your hardware and software development needs?
3. Do you find the organization of this document easy to follow? If not, why?
4. What additions to the document do you think would enhance the structure and subject?
5. What deletions from the document could be made without affecting the overall usefulness?
Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.
Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
intended manner and under normal conditions.
There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchips Data
Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
Microchip is willing to work with the customer who is concerned about the integrity of their code.
Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
mean that we are guaranteeing the product as unbreakable.
Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our
products. Attempts to break Microchips code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts
allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.
QUALITY MANAGEMENT SYSTEM Microchip received ISO/TS-16949:2009 certification for its worldwide
headquarters, design and wafer fabrication facilities in Chandler and
CERTIFIED BY DNV Tempe, Arizona; Gresham, Oregon and design centers in California
and India. The Companys quality system processes and procedures
== ISO/TS 16949 ==
are for its PIC MCUs and dsPIC DSCs, KEELOQ code hopping
devices, Serial EEPROMs, microperipherals, nonvolatile memory and
analog products. In addition, Microchips quality system for the design
and manufacture of development systems is ISO 9001:2000 certified.