C8051F350
C8051F350
C8051F350
Digital Power
VDD
GND
Analog 8 kB P0.0
AV+ Power 8 FLASH
AGND
C2D
Debug HW
P0.1
0 256 Byte P P0.2/XTAL1
Port 0
RST/C2CK
Reset 5 SRAM
Latch
0
P0.3/XTAL2
Brown-
1 512 Byte UART D P0.4/TX
POR XRAM r
Out v P0.5/RX
Timer 0,
External
C 1, 2, 3 P0.6/CNVSTR
XTAL1
XTAL2
Oscillator o SFR Bus 3-Chnl
X
B
P0.7
Circuit System PCA/
Clock r WDT
A
CP0 +
CP0+
24.5 MHz 2% R
Internal
Clock
Multiplier
e SMBus CP0A - CP0-
Oscillator
SPI Bus
VREF+
VREF- P1.0
Port 1
VREF Latch
P1.1
P P1.2
1
AIN0 P1.3
AIN1 Offset D P1.4/CP0A
DAC r
AIN2 v P1.5/CP0
A 24-bit 8-bit
AIN3 M Buffer
+
PGA
IDAC0
P1.6/IDAC0
+ ADC0
AIN4 U P1.7/IDAC1
X
AIN5 8-bit
IDAC1
AIN6 Temp C2D
AIN7 Sensor Port 2
P2.0/C2D
Latch
D
D1 MIN NOM MAX
(mm) (mm) (mm)
A - - 1.60
A1 0.05 - 0.15
32 D - 9.00 -
PIN 1 D1 - 7.00 -
IDENTIFIER
1
A2 e - 0.80 -
A E - 9.00 -
A1 E1 - 7.00 -
b e