S E M I C O N D U C T O R 82C55A

CMOS Programmable
March 1997 Peripheral Interface

Features Description
• Pin Compatible with NMOS 8255A The Harris 82C55A is a high performance CMOS version of
• 24 Programmable I/O Pins the industry standard 8255A and is manufactured using a
• Fully TTL Compatible self-aligned silicon gate CMOS process (Scaled SAJI IV). It
is a general purpose programmable I/O device which may be
• High Speed, No “Wait State” Operation with 5MHz and
used with many different microprocessors. There are 24 I/O
8MHz 80C86 and 80C88
pins which may be individually programmed in 2 groups of
• Direct Bit Set/Reset Capability 12 and used in 3 major modes of operation. The high
• Enhanced Control Word Read Capability performance and industry standard configuration of the
• L7 Process 82C55A make it compatible with the 80C86, 80C88 and
• 2.5mA Drive Capability on All I/O Ports other microprocessors.
• Low Standby Power (ICCSB) . . . . . . . . . . . . . . . . .10µA Static CMOS circuit design insures low operating power. TTL
compatibility over the full military temperature range and bus
Ordering Information hold circuitry eliminate the need for pull-up resistors. The
PART NUMBERS TEMPERATURE PKG. Harris advanced SAJI process results in performance equal
5MHz 8MHz PACKAGE RANGE NO. to or greater than existing functionally equivalent products at
CP82C55A-5 CP82C55A 0oC to +70oC E40.6 a fraction of the power
40 Ld PDIP
IP82C55A-5 IP82C55A -40oC to +85oC E40.6
CS82C55A-5 CS82C55A 0oC to +70oC N44.65
44 Ld PLCC
IS82C55A-5 IS82C55A -40oC to +85oC N44.65
CD82C55A-5 CD82C55A 0oC to +70oC F40.6
40 Ld
ID82C55A-5 ID82C55A -40oC to +85oC F40.6
CERDIP
MD82C55A-5/B MD82C55A/B -55oC to +125oC F40.6
8406601QA 8406602QA SMD# F40.6
44 Pad
MR82C55A-5/B MR82C55A/B -55oC to +125oC J44.A
CLCC
8406601XA 8406602XA SMD# J44.A

Pinouts
82C55A (DIP) 82C55A (CLCC) 82C55A (PLCC)
TOP VIEW TOP VIEW TOP VIEW
PA0
PA1
PA2
PA3
PA4
PA5
PA6
PA7
WR

PA0
PA1
PA2
PA3

PA4
PA5
PA6
PA7
WR
RD
CS

RD

NC

PA3 1 40 PA4
PA2 2 39 PA5 6 5 4 3 2 1 44 43 42 41 40
38 PA6 6 5 4 3 2 1 44 43 42 41 40
PA1 3 GND 7 39 NC
PA0 4 37 PA7 NC 8 38 RESET CS 7 39 RESET
RD 5 36 WR 37 D0 GND 8 38 D0
A1 9
CS 6 35 RESET A1 9 37 D1
A0 10 36 D1
34 D0 A0 10 36 D2
GND 7 PC7 11 35 D2
PC7 11 35 D3
A1 8 33 D1 PC6 12 34 D3 NC 12 34 NC
A0 9 32 D2 PC5 13 33 D4 PC6 13 33 D4
PC7 10 31 D3 PC4 14 32 D5 PC5 14 D5
32
PC6 11 30 D4 PC0 15 31 D6 PC4 15 31 D6
PC5 12 29 D5 PC1 16 30 D7 PC0 16 30 D7
PC4 13 28 D6 PC2 17 29 NC PC1 17 29 VCC
PC0 14 27 D7 18 19 20 21 22 23 24 25 26 27 28
18 19 20 21 22 23 24 25 26 27 28
PC1 15 26 VCC
PC3
PB0
PB1
PB2
PB3
PB4
PB5
PB6
PB7

NC
VCC

PA2
PC3
PB0
PB1
PB2

PB3
PB4
PB5
PB6
PB7
NC

PC2 16 25 PB7
PC3 17 24 PB6
PB0 18 23 PB5
PB1 19 22 PB4
PB2 20 21 PB3

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures. File Number 2969.1
Copyright © Harris Corporation 1997
4-232
 82C55A

Pin Description
PIN
SYMBOL NUMBER TYPE DESCRIPTION

VCC 26 VCC: The +5V power supply pin. A 0.1µF capacitor between pins 26 and 7 is
recommended for decoupling.

GND 7 GROUND

D0-D7 27-34 I/O DATA BUS: The Data Bus lines are bidirectional three-state pins connected to the
system data bus.

RESET 35 I RESET: A high on this input clears the control register and all ports (A, B, C) are set
to the input mode with the “Bus Hold” circuitry turned on.

CS 6 I CHIP SELECT: Chip select is an active low input used to enable the 82C55A onto the
Data Bus for CPU communications.

RD 5 I READ: Read is an active low input control signal used by the CPU to read status
information or data via the data bus.

WR 36 I WRITE: Write is an active low input control signal used by the CPU to load control
words and data into the 82C55A.

A0-A1 8, 9 I ADDRESS: These input signals, in conjunction with the RD and WR inputs, control
the selection of one of the three ports or the control word register. A0 and A1 are
normally connected to the least significant bits of the Address Bus A0, A1.

PA0-PA7 1-4, 37-40 I/O PORT A: 8-bit input and output port. Both bus hold high and bus hold low circuitry are
present on this port.

PB0-PB7 18-25 I/O PORT B: 8-bit input and output port. Bus hold high circuitry is present on this port.

PC0-PC7 10-17 I/O PORT C: 8-bit input and output port. Bus hold circuitry is present on this port.

Functional Description

+5V GROUP A I/O

POWER PA7-PA0
SUPPLIES PORT A
GND GROUP A (8)
CONTROL

GROUP A
PORT C I/O
BI-DIRECTIONAL PC7-PC4
UPPER
DATA BUS (4)
DATA BUS
D7-D0 BUFFER
8-BIT GROUP B
PORT C I/O
INTERNAL
PC3-PC0
DATA BUS LOWER
(4)

RD
READ
WR WRITE GROUP B
CONTROL CONTROL GROUP B I/O
A1
LOGIC PORT B PB7-PB0
A0 (8)
RESET

CS

4-233
 82C55A

Functional Description I/O

PA7-
+5V GROUP A PA0
Data Bus Buffer POWER
GROUP A PORT A
SUPPLIES GND
CONTROL (8)
This three-state bi-directional 8-bit buffer is used to interface
I/O
the 82C55A to the system data bus. Data is transmitted or PC7-
received by the buffer upon execution of input or output GROUP A PC4
PORT C
instructions by the CPU. Control words and status informa- BI-DIRECTIONAL UPPER
DATA BUS (4) I/O
tion are also transferred through the data bus buffer. DATA PC3-
D7-D0 BUS GROUP B PC0
BUFFER 8-BIT PORT C
Read/Write and Control Logic INTERNAL LOWER
DATA BUS (4)
The function of this block is to manage all of the internal and
external transfers of both Data and Control or Status words. I/O
RD READ PB7-
WR GROUP B PB0
It accepts inputs from the CPU Address and Control busses A1
WRITE CONTROL GROUP B
CONTROL PORT B
and in turn, issues commands to both of the Control Groups. A0 LOGIC (8)
RESET
(CS) Chip Select. A “low” on this input pin enables the
communcation between the 82C55A and the CPU.
(RD) Read. A “low” on this input pin enables 82C55A to send CS

the data or status information to the CPU on the data bus. In FIGURE 1. 82C55A BLOCK DIAGRAM. DATA BUS BUFFER,
essence, it allows the CPU to “read from” the 82C55A. READ/WRITE, GROUP A & B CONTROL LOGIC
FUNCTIONS
(WR) Write. A “low” on this input pin enables the CPU to
write data or control words into the 82C55A. (RESET) Reset. A “high” on this input initializes the control
(A0 and A1) Port Select 0 and Port Select 1. These input register to 9Bh and all ports (A, B, C) are set to the input
signals, in conjunction with the RD and WR inputs, control mode. “Bus hold” devices internal to the 82C55A will hold
the selection of one of the three ports or the control word the I/O port inputs to a logic “1” state with a maximum hold
register. They are normally connected to the least significant current of 400µA.
bits of the address bus (A0 and A1).
Group A and Group B Controls
82C55A BASIC OPERATION The functional configuration of each port is programmed by
the systems software. In essence, the CPU “outputs” a con-
INPUT OPERATION trol word to the 82C55A. The control word contains
A1 A0 RD WR CS (READ)
information such as “mode”, “bit set”, “bit reset”, etc., that ini-
0 0 0 1 0 Port A → Data Bus
tializes the functional configuration of the 82C55A.
Each of the Control blocks (Group A and Group B) accepts
0 1 0 1 0 Port B → Data Bus “commands” from the Read/Write Control logic, receives
“control words” from the internal data bus and issues the
1 0 0 1 0 Port C → Data Bus
proper commands to its associated ports.
1 1 0 1 0 Control Word → Data Bus Control Group A - Port A and Port C upper (C7 - C4)
OUTPUT OPERATION Control Group B - Port B and Port C lower (C3 - C0)
(WRITE)
The control word register can be both written and read as
0 0 1 0 0 Data Bus → Port A shown in the “Basic Operation” table. Figure 4 shows the
control word format for both Read and Write operations.
0 1 1 0 0 Data Bus → Port B When the control word is read, bit D7 will always be a logic
“1”, as this implies control word mode information.
1 0 1 0 0 Data Bus → Port C

1 1 1 0 0 Data Bus → Control

DISABLE FUNCTION

X X X X 1 Data Bus → Three-State

X X 1 1 0 Data Bus → Three-State

4-234
 82C55A

Ports A, B, and C program, any of the other modes may be selected using a
single output instruction. This allows a single 82C55A to
The 82C55A contains three 8-bit ports (A, B, and C). All can
service a variety of peripheral devices with a simple software
be configured to a wide variety of functional characteristics
maintenance routine. Any port programmed as an output
by the system software but each has its own special features
port is initialized to all zeros when the control word is written.
or “personality” to further enhance the power and flexibility of
the 82C55A.
ADDRESS BUS
Port A One 8-bit data output latch/buffer and one 8-bit data
CONTROL BUS
input latch. Both “pull-up” and “pull-down” bus-hold devices
are present on Port A. See Figure 2A. DATA BUS

Port B One 8-bit data input/output latch/buffer and one 8-bit

data input buffer. See Figure 2B.
RD, WR D7-D0 A0-A1
Port C One 8-bit data output latch/buffer and one 8-bit data CS
input buffer (no latch for input). This port can be divided into 82C55A
two 4-bit ports under the mode control. Each 4-bit port con- MODE 0 C
B A
tains a 4-bit latch and it can be used for the control signal
output and status signal inputs in conjunction with ports A 8 I/O 4 I/O 4 I/O 8 I/O
and B. See Figure 2B.
PB7-PB0 PC3-PC0 PC7-PC4 PA7-PA0
INPUT MODE
MASTER C
RESET MODE 1
B A
OR MODE
CHANGE
8 I/O 8 I/O
INTERNAL EXTERNAL
DATA IN PORT A PIN
INTERNAL PB7-PB0 CONTROL CONTROL PA7-PA0
DATA OUT OR I/O OR I/O
(LATCHED)
MODE 2 C
OUTPUT MODE B A
FIGURE 2A. PORT A BUS-HOLD CONFIGURATION BI-
8 I/O DIRECTIONAL
VCC
RESET PB7-PB0 PA7-PA0
OR MODE CONTROL
CHANGE P
FIGURE 3. BASIC MODE DEFINITIONS AND BUS INTERFACE

CONTROL WORD

INTERNAL EXTERNAL D7 D6 D5 D4 D3 D2 D1 D0
DATA IN PORT B, C
PIN GROUP B
INTERNAL
DATA OUT
(LATCHED) PORT C (LOWER)
1 = INPUT
OUTPUT MODE 0 = OUTPUT

FIGURE 2B. PORT B AND C BUS-HOLD CONFIGURATION PORT B

1 = INPUT
0 = OUTPUT
FIGURE 2. BUS-HOLD CONFIGURATION
MODE SELECTION
0 = MODE 0
Operational Description 1 = MODE 1

Mode Selection GROUP A

There are three basic modes of operation than can be PORT C (UPPER)
1 = INPUT
selected by the system software: 0 = OUTPUT
Mode 0 - Basic Input/Output
PORT A
Mode 1 - Strobed Input/Output 1 = INPUT
Mode 2 - Bi-directional Bus 0 = OUTPUT
MODE SELECTION
When the reset input goes “high”, all ports will be set to the 00 = MODE 0
01 = MODE 1
input mode with all 24 port lines held at a logic “one” level by 1X = MODE 2
internal bus hold devices. After the reset is removed, the
82C55A can remain in the input mode with no additional ini- MODE SET FLAG
tialization required. This eliminates the need to pullup or pull- 1 = ACTIVE
down resistors in all-CMOS designs. The control word
register will contain 9Bh. During the execution of the system FIGURE 4. MODE DEFINITION FORMAT

4-235
 82C55A

The modes for Port A and Port B can be separately defined, This function allows the programmer to enable or disable a
while Port C is divided into two portions as required by the CPU interrupt by a specific I/O device without affecting any
Port A and Port B definitions. All of the output registers, other device in the interrupt structure.
including the status flip-flops, will be reset whenever the
mode is changed. Modes may be combined so that their INTE Flip-Flop Definition
functional definition can be “tailored” to almost any I/O (BIT-SET)-INTE is SET - Interrupt Enable
structure. For instance: Group B can be programmed in
Mode 0 to monitor simple switch closings or display compu- (BIT-RESET)-INTE is Reset - Interrupt Disable
tational results, Group A could be programmed in Mode 1 to NOTE: All Mask flip-flops are automatically reset during mode selec-
monitor a keyboard or tape reader on an interrupt-driven tion and device Reset.
basis.
The mode definitions and possible mode combinations may Operating Modes
seem confusing at first, but after a cursory review of the
complete device operation a simple, logical I/O approach will Mode 0 (Basic Input/Output). This functional configuration
surface. The design of the 82C55A has taken into account provides simple input and output operations for each of the
things such as efficient PC board layout, control signal defi- three ports. No handshaking is required, data is simply writ-
nition vs. PC layout and complete functional flexibility to sup- ten to or read from a specific port.
port almost any peripheral device with no external logic. Mode 0 Basic Functional Definitions:
Such design represents the maximum use of the available • Two 8-bit ports and two 4-bit ports
pins.
• Any Port can be input or output
Single Bit Set/Reset Feature (Figure 5) • Outputs are latched
• Input are not latched
Any of the eight bits of Port C can be Set or Reset using a
single Output instruction. This feature reduces software • 16 different Input/Output configurations possible
requirements in control-based applications. MODE 0 PORT DEFINITION
When Port C is being used as status/control for Port A or B,
A B GROUP A GROUP B
these bits can be set or reset by using the Bit Set/Reset
operation just as if they were output ports. PORT C PORT C
D4 D3 D1 D0 PORT A (Upper) # PORT B (Lower)
CONTROL WORD 0 0 0 0 Output Output 0 Output Output

D7 D6 D5 D4 D3 D2 D1 D0 0 0 0 1 Output Output 1 Output Input

BIT SET/RESET 0 0 1 0 Output Output 2 Input Output
X X X 1 = SET
0 = RESET 0 0 1 1 Output Output 3 Input Input
DON’T
CARE
0 1 0 0 Output Input 4 Output Output
BIT SELECT
0 1 2 3 4 5 6 7 0 1 0 1 Output Input 5 Output Input
0 1 0 1 0 1 0 1 B0
0 0 1 1 0 0 1 1 B1 0 1 1 0 Output Input 6 Input Output
0 0 0 0 1 1 1 1 B2
0 1 1 1 Output Input 7 Input Input

1 0 0 0 Input Output 8 Output Output

BIT SET/RESET FLAG
0 = ACTIVE 1 0 0 1 Input Output 9 Output Input

1 0 1 0 Input Output 10 Input Output

FIGURE 5. BIT SET/RESET FORMAT
1 0 1 1 Input Output 11 Input Input
Interrupt Control Functions
1 1 0 0 Input Input 12 Output Output
When the 82C55A is programmed to operate in mode 1 or 1 1 0 1 Input Input 13 Output Input
mode 2, control signals are provided that can be used as
interrupt request inputs to the CPU. The interrupt request 1 1 1 0 Input Input 14 Input Output
signals, generated from port C, can be inhibited or enabled 1 1 1 1 Input Input 15 Input Input
by setting or resetting the associated INTE flip-flop, using the
bit set/reset function of port C.

4-236
 82C55A

Mode 0 (Basic Input)

tRR
RD

tIR tHR
INPUT

tAR tRA
CS, A1, A0

D7-D0

tRD tDF

Mode 0 (Basic Output)

tWW
WR

tWD
tDW

D7-D0

tAW tWA
CS, A1, A0

OUTPUT

tWB

Mode 0 Configurations

CONTROL WORD #0 CONTROL WORD #2

D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0
1 0 0 0 0 0 0 0 1 0 0 0 0 0 1 0

8 8
A PA7 - PA0 A PA7 - PA0
82C55A 82C55A
4 4
PC7 - PC4 PC7 - PC4

D7 - D0 C D7 - D0 C
4 4
PC3 - PC0 PC3 - PC0

8 8
B PB7 - PB0 B PB7 - PB0

CONTROL WORD #1 CONTROL WORD #3

D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0
1 0 0 0 0 0 0 1 1 0 0 0 0 0 1 1

8 8
A PA7 - PA0 A PA7 - PA0
82C55A 82C55A
4 4
PC7 - PC4 PC7 - PC4

D7 - D0 C D7 - D0 C
4 4
PC3 - PC0 PC3 - PC0

8 8
B PB7 - PB0 B PB7 - PB0

4-237
 82C55A

Mode 0 Configurations (Continued)

CONTROL WORD #4 CONTROL WORD #8

D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0
1 0 0 0 1 0 0 0 1 0 0 1 0 0 0 0

8 8
A PA7 - PA0 A PA7 - PA0
82C55A 82C55A
4 4
PC7 - PC4 PC7 - PC4

D7 - D0 C D7 - D0 C
4 4
PC3 - PC0 PC3 - PC0

8 8
B PB7 - PB0 B PB7 - PB0

CONTROL WORD #5 CONTROL WORD #9

D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0
1 0 0 0 1 0 0 1 1 0 0 1 0 0 0 1

8 8
A PA7 - PA0 A PA7 - PA0
82C55A 82C55A
4 4
PC7 - PC4 PC7 - PC4

D7 - D0 C D7 - D0 C
4 4
PC3 - PC0 PC3 - PC0

8 8
B PB7 - PB0 B PB7 - PB0

CONTROL WORD #6 CONTROL WORD #10

D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0
1 0 0 0 1 0 1 0 1 0 0 1 0 0 1 0

8 8
A PA7 - PA0 A PA7 - PA0
82C55A 82C55A
4 4
PC7 - PC4 PC7 - PC4

D7 - D0 C D7 - D0 C
4 4
PC3 - PC0 PC3 - PC0

8 8
B PB7 - PB0 B PB7 - PB0

CONTROL WORD #7 CONTROL WORD #11

D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0
1 0 0 0 1 0 1 1 1 0 0 1 0 0 1 1

8 8
A PA7 - PA0 A PA7 - PA0
82C55A 82C55A
4 4
PC7 - PC4 PC7 - PC4

D7 - D0 C D7 - D0 C
4 4
PC3 - PC0 PC3 - PC0

8 8
B PB7 - PB0 B PB7 - PB0

4-238
 82C55A

Mode 0 Configurations (Continued)

CONTROL WORD #12 CONTROL WORD #14

D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0
1 0 0 1 1 0 0 0 1 0 0 1 1 0 1 0

8 8
A PA7 - PA0 A PA7 - PA0
82C55A 82C55A
4 4
PC7 - PC4 PC7 - PC4

D7 - D0 C D7 - D0 C
4 4
PC3 - PC0 PC3 - PC0

8 8
B PB7 - PB0 B PB7 - PB0

CONTROL WORD #13 CONTROL WORD #15

D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0
1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 1

8 8
A PA7 - PA0 A PA7 - PA0
82C55A 82C55A
4 4
PC7 - PC4 PC7 - PC4

D7 - D0 C D7 - D0 C
4 4
PC3 - PC0 PC3 - PC0

8 8
B PB7 - PB0 B PB7 - PB0

Operating Modes
Mode 1 - (Strobed Input/Output). This functional configura- MODE 1 (PORT A)
tion provides a means for transferring I/O data to or from a
specified port in conjunction with strobes or “hand shaking” PA7-PA0 8
CONTROL WORD
signals. In mode 1, port A and port B use the lines on port C D7 D6 D5 D4 D3 D2 D1 D0 INTE PC4 STBA
to generate or accept these “hand shaking” signals. A
1 0 1 1 1/0
Mode 1 Basic Function Definitions: PC5 IBFA
PC6, PC7
• Two Groups (Group A and Group B) 1 = INPUT
0 = OUTPUT
• Each group contains one 8-bit port and one 4-bit
PC3 INTRA
control/data port
RD 2
• The 8-bit data port can be either input or output. Both PC6, PC7 I/O
inputs and outputs are latched.
• The 4-bit port is used for control and status of the 8-bit
port. MODE 1 (PORT B)

Input Control Signal Definition PB7-PB0 8

CONTROL WORD
D7 D6 D5 D4 D3 D2 D1 D0 INTE
(Figures 6 and 7) B
PC2
1 1 1 STBB

STB (Strobe Input) PC1 IBFB

A “low” on this input loads data into the input latch.

PC0 INTRB
IBF (Input Buffer Full F/F)
RD
A “high” on this output indicates that the data has been
loaded into the input latch: in essence, and acknowledg-
FIGURE 6. MODE 1 INPUT
ment. IBF is set by STB input being low and is reset by the
rising edge of the RD input.

4-239
 82C55A

tST

STB

tSIB
IBF
tSIT tRIB

INTR
tRIT

RD
tPH

INPUT FROM
PERIPHERAL
tPS
FIGURE 7. MODE 1 (STROBED INPUT)

INTR (Interrupt Request) INTE A

A “high” on this output can be used to interrupt the CPU Controlled by Bit Set/Reset of PC6.
when and input device is requesting service. INTR is set by
the condition: STB is a “one”, IBF is a “one” and INTE is a INTE B
“one”. It is reset by the falling edge of RD. This procedure Controlled by Bit Set/Reset of PC2.
allows an input device to request service from the CPU by
simply strobing its data into the port. NOTE: To strobe data into the peripheral device, the user must
operate the strobe line in a hand shaking mode. The user
INTE A needs to send OBF to the peripheral device, generates an
ACK from the peripheral device and then latch data into the
Controlled by bit set/reset of PC4. peripheral device on the rising edge of OBF.

INTE B MODE 1 (PORT A)

Controlled by bit set/reset of PC2. PA7-PA0 8

CONTROL WORD
D7 D6 D5 D4 D3 D2 D1 D0
Output Control Signal Definition PC7 OBFA
1 0 1 1 1/0
INTE
(Figure 8 and 9) A PC6 ACKA
PC4, PC5
OBF - Output Buffer Full F/F). The OBF output will go “low” 1 = INPUT
0 = OUTPUT
to indicate that the CPU has written data out to be specified
PC3 INTRA
port. This does not mean valid data is sent out of the part at
WR 2
this time since OBF can go true before data is available. PC4, PC5
Data is guaranteed valid at the rising edge of OBF, (See
Note 1). The OBF F/F will be set by the rising edge of the
WR input and reset by ACK input being low.
MODE 1 (PORT B)
ACK - Acknowledge Input). A “low” on this input informs the
82C55A that the data from Port A or Port B is ready to be PB7-PB0 8
CONTROL WORD
accepted. In essence, a response from the peripheral device D7 D6 D5 D4 D3 D2 D1 D0
PC1 OBFB
indicating that it is ready to accept data, (See Note 1).
1 1 0
INTE PC2 ACKB
INTR - (Interrupt Request). A “high” on this output can be B
used to interrupt the CPU when an output device has
accepted data transmitted by the CPU. INTR is set when
ACK is a “one”, OBF is a “one” and INTE is a “one”. It is PC0 INTRB
reset by the falling edge of WR. WR

FIGURE 8. MODE 1 OUTPUT

4-240
 82C55A

tWOB
WR

tAOB
OBF

INTR tWIT

ACK
tAK tAIT

OUTPUT

tWB

FIGURE 9. MODE 1 (STROBED OUTPUT)

PA7-PA0 8 PA7-PA0 8

RD PC4 STBA WR PC7 OBFA

CONTROL WORD CONTROL WORD
PC5 IIBFA PC6 ACKA
D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0
1 0 1 1 1/0 1 0 PC3 INTRA 1 0 1 0 1/0 1 1 PC3 INTRA
2 2
PC6, PC7 PC6, PC7 I/O PC4, PC5 PC4, PC5 I/O
1 = INPUT 1 = INPUT
0 = OUTPUT PB7, PB0 8 0 = OUTPUT PB7, PB0 8

WR PC1 OBFB RD PC2 STBB

PC2 ACKB PC1 IBFB

PC0 INTRB PC0 INTRB

PORT A - (STROBED INPUT) PORT A - (STROBED OUTPUT)

PORT B - (STROBED OUTPUT) PORT B - (STROBED INPUT)

Combinations of Mode 1: Port A and Port B can be individually defined as input or output in Mode 1 to support a wide variety of strobed I/O
applications.
FIGURE 10. COMBINATIONS OF MODE 1

Operating Modes
Mode 2 (Strobed Bi-Directional Bus I/O) Output Operations
The functional configuration provides a means for communi- OBF - (Output Buffer Full). The OBF output will go “low” to
cating with a peripheral device or structure on a single 8-bit indicate that the CPU has written data out to port A.
bus for both transmitting and receiving data (bi-directional
ACK - (Acknowledge). A “low” on this input enables the
bus I/O). “Hand shaking” signals are provided to maintain
three-state output buffer of port A to send out the data. Oth-
proper bus flow discipline similar to Mode 1. Interrupt gener-
erwise, the output buffer will be in the high impedance state.
ation and enable/disable functions are also available.
INTE 1 - (The INTE flip-flop associated with OBF). Con-
Mode 2 Basic Functional Definitions:
trolled by bit set/reset of PC4.
• Used in Group A only
• One 8-bit, bi-directional bus Port (Port A) and a 5-bit Input Operations
control Port (Port C)
STB - (Strobe Input). A “low” on this input loads data into the
• Both inputs and outputs are latched input latch.
• The 5-bit control port (Port C) is used for control and
status for the 8-bit, bi-directional bus port (Port A) IBF - (Input Buffer Full F/F). A “high” on this output indicates
that data has been loaded into the input latch.
Bi-Directional Bus I/O Control Signal Definition
(Figures 11, 12, 13, 14) INTE 2 - (The INTE flip-flop associated with IBF). Controlled
by bit set/reset of PC4.
INTR - (Interrupt Request). A high on this output can be
used to interrupt the CPU for both input or output operations.

4-241
 82C55A

CONTROL WORD
D7 D6 D5 D4 D3 D2 D1 D0
PC3 INTRA
1 1 1/0 1/0 1/0

PA7-PA0 8

PC7 OBFA
INTE PC6
PC2-PC0 1 ACKA
1 = INPUT
0 = OUTPUT

INTE
PORT B 2 PC4 STBA
1 = INPUT
0 = OUTPUT PC5 IBFA
WR
GROUP B MODE
0 = MODE 0
1 = MODE 1 3
PC2-PC0 I/O
RD

FIGURE 11. MODE CONTROL WORD FIGURE 12. MODE 2

DATA FROM
CPU TO 82C55A

WR

tAOB
OBF

tWOB

INTR

tAK

ACK

tST

STB

tSIB
IBF
tAD
tKD
tPS

PERIPHERAL
BUS
tPH tRIB

RD DATA FROM DATA FROM

PERIPHERAL TO 82C55A 82C55A TO PERIPHERAL
DATA FROM
82C55A TO CPU

NOTE: Any sequence where WR occurs before ACK and STB occurs before RD is permissible. (INTR = IBF • MASK • STB • RD ÷ OBF •
MASK • ACK • WR)
FIGURE 13. MODE 2 (BI-DIRECTIONAL)

4-242
 82C55A

MODE 2 AND MODE 0 (INPUT) MODE 2 AND MODE 0 (OUTPUT)

PC3 INTRA PC3 INTRA

PA7-PA0 8 PA7-PA0 8

PC7 OBFA PC7 OBFA

CONTROL WORD CONTROL WORD
D7 D6 D5 D4 D3 D2 D1 D0 PC6 ACKA D7 D6 D5 D4 D3 D2 D1 D0 PC6 ACKA

1 1 0 1 1/0 1 1 0 0 1/0
PC4 STBA PC4 STBA

PC2-PC0 PC5 IBFA PC2-PC0 PC5 IBFA

1 = INPUT 1 = INPUT
0 = OUTPUT 3 0 = OUTPUT 3
PC2-PC0 I/O PC2-PC0 I/O
RD RD

PB7-PB0 8 PB7, PB0 8

WR WR

MODE 2 AND MODE 1 (OUTPUT) MODE 2 AND MODE 1 (INPUT)

PC3 INTRA PC3 INTRA

PA7-PA0 8 PA7-PA0 8

PC7 OBFA PC7 OBFA

CONTROL WORD ACKA CONTROL WORD ACKA
PC6 PC6
D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0
PC4 STBA PC4 STBA
1 1 1 0 1 1 1 1
PC5 IBFA PC5 IBFA

PB7-PB0 8 PB7-PB0 8

PC1 OBFB PC2 STBB

RD RD
PC2 ACKB PC1 IBFB

PC0 INTRB PC0 INTRB

WR WR

FIGURE 14. MODE 2 COMBINATIONS

4-243
 82C55A

MODE DEFINITION SUMMARY

MODE 0 MODE 1 MODE 2

IN OUT IN OUT GROUP A ONLY

PA0 In Out In Out

PA1 In Out In Out
PA2 In Out In Out
PA3 In Out In Out
PA4 In Out In Out
PA5 In Out In Out
PA6 In Out In Out
PA7 In Out In Out

PB0 In Out In Out

PB1 In Out In Out
PB2 In Out In Out
PB3 In Out In Out Mode 0
or Mode 1
PB4 In Out In Out Only
PB5 In Out In Out
PB6 In Out In Out
PB7 In Out In Out

PC0 In Out INTRB INTRB I/O

PC1 In Out IBFB OBFB I/O
PC2 In Out STBB ACKB I/O
PC3 In Out INTRA INTRA INTRA
PC4 In Out STBA I/O STBA
PC5 In Out IBFA I/O IBFA
PC6 In Out I/O ACKA ACKA
PC7 In Out I/O OBFA OBFA

Special Mode Combination Considerations

INPUT CONFIGURATION
There are several combinations of modes possible. For any D7 D6 D5 D4 D3 D2 D1 D0
combination, some or all of Port C lines are used for control
or status. The remaining bits are either inputs or outputs as I/O I/O IBFA INTEA INTRA INTEB IBFB INTRB
defined by a “Set Mode” command.
GROUP A GROUP B
During a read of Port C, the state of all the Port C lines,
except the ACK and STB lines, will be placed on the data OUTPUT CONFIGURATION
bus. In place of the ACK and STB line states, flag status will
D7 D6 D5 D4 D3 D2 D1 D0
appear on the data bus in the PC2, PC4, and PC6 bit
positions as illustrated by Figure 17. OBFA INTEA I/O I/O INTRA INTEB OBFB INTRB

Through a “Write Port C” command, only the Port C pins GROUP A GROUP B
programmed as outputs in a Mode 0 group can be written.
No other pins can be affected by a “Write Port C” command, FIGURE 15. MODE 1 STATUS WORD FORMAT
nor can the interrupt enable flags be accessed. To write to
any Port C output programmed as an output in Mode 1 group
or to change an interrupt enable flag, the “Set/Reset Port C
Bit” command must be used. D7 D6 D5 D4 D3 D2 D1 D0

With a “Set/Reset Port C Bit” command, any Port C line pro- OBFA INTE1 IBFA INTE2 INTRA X X X
grammed as an output (including IBF and OBF) can be writ-
GROUP A GROUP B
ten, or an interrupt enable flag can be either set or reset.
Port C lines programmed as inputs, including ACK and STB (Defined by Mode 0 or Mode 1 Selection)
lines, associated with Port C fare not affected by a
FIGURE 16. MODE 2 STATUS WORD FORMAT
“Set/Reset Port C Bit” command. Writing to the correspond-
ing Port C bit positions of the ACK and STB lines with the Current Drive Capability
“Set Reset Port C Bit” command will affect the Group A and
Group B interrupt enable flags, as illustrated in Figure 17. Any output on Port A, B or C can sink or source 2.5mA. This
feature allows the 82C55A to directly drive Darlington type
drivers and high-voltage displays that require such sink or
source current.

4-244
 82C55A

Reading Port C Status (Figures 15 and 16) Applications of the 82C55A

In Mode 0, Port C transfers data to or from the peripheral The 82C55A is a very powerful tool for interfacing peripheral
device. When the 82C55A is programmed to function in equipment to the microcomputer system. It represents the
Modes 1 or 2, Port C generates or accepts “hand shaking” optimum use of available pins and flexible enough to inter-
signals with the peripheral device. Reading the contents of face almost any I/O device without the need for additional
Port C allows the programmer to test or verify the “status” of external logic.
each peripheral device and change the program flow
accordingly. Each peripheral device in a microcomputer system usually
has a “service routine” associated with it. The routine
There is not special instruction to read the status information manages the software interface between the device and the
from Port C. A normal read operation of Port C is executed to CPU. The functional definition of the 82C55A is programmed
perform this function. by the I/O service routine and becomes an extension of the
system software. By examining the I/O devices interface
INTERRUPT ALTERNATE PORT C characteristics for both data transfer and timing, and
ENABLE FLAG POSITION PIN SIGNAL (MODE) matching this information to the examples and tables in the
INTE B PC2 ACKB (Output Mode 1) detailed operational description, a control word can easily be
or STBB (Input Mode 1) developed to initialize the 82C55A to exactly “fit” the
INTE A2 PC4 STBA (Input Mode 1 or application. Figures 18 through 24 present a few examples
Mode 2) of typical applications of the 82C55A.
INTE A1 PC6 ACKA (Output Mode 1 or
Mode 2)
FIGURE 17. INTERRUPT ENABLE FLAGS IN MODES 1 AND 2

INTERRUPT
REQUEST

PC3 PA0
PA1 HIGH SPEED
PA2 PRINTER
PA3
PA4
PA5
MODE 1 PA6
(OUTPUT)
PA7 HAMMER
RELAYS
PC7 DATA READY
PC6 ACK
PC5 PAPER FEED
PC4 FORWARD/REV.
82C55A
PB0
PB1
PB2
PB3
PB4
MODE 1 PB5 PAPER FEED
(OUTPUT) PB6 FORWARD/REV.
PB7 RIBBON
CARRIAGE SEN.
PC1 DATA READY
PC2 ACK
PC0

INTERRUPT CONTROL LOGIC

REQUEST AND DRIVERS

FIGURE 18. PRINTER INTERFACE

4-245
 82C55A

INTERRUPT
REQUEST

PC3 PA0 R0
PA1 R1
PA2 R2
FULLY
PA3 R3 DECODED INTERRUPT
PA4 R4 KEYBOARD REQUEST
PA5 R5
MODE 1 PC3 PA0 R0
PA6 SHIFT
(INPUT) PA1 R1
PA7 CONTROL
PA2 R2
FULLY
PA3 R3 DECODED
PC4 STROBE
PA4 R4 KEYBOARD
PC5 ACK
PA5 R5
MODE 1 PA6
(INPUT) SHIFT
82C55A PA7 CONTROL
PB0 B0
PC4 STROBE
PB1 B1
82C55A PC5 ACK
PB2 B2 BURROUGHS PC6 BUST LT
PB3 B3 SELF-SCAN
DISPLAY PC7 TEST LT
PB4 B4
MODE 1 PB5 B5
PB0 TERMINAL
(OUTPUT) PB6 BACKSPACE ADDRESS
PB1
PB7 CLEAR PB2
PB3
PC1 DATA READY MODE 0
(INPUT) PB4
PC2 ACK PB5
PC6 BLANKING PB6
PC7 CANCEL WORD PB7

INTERRUPT
REQUEST

FIGURE 19. KEYBOARD AND DISPLAY INTERFACE FIGURE 20. KEYBOARD AND TERMINAL ADDRESS
INTERFACE

INTERRUPT
REQUEST

PA0 LSB PC3PA0 R0

PA1 PA1 R1
PA2 PA2 R2 CRT CONTROLLER
PA3 PA3 R3 • CHARACTER GEN.
PA4 12-BIT PA4 R4 • REFRESH BUFFER
A/D • CURSOR CONTROL
MODE 0 PA5 CONVERTER
PA5 R5
(OUTPUT) PA6 MODE 1 PA6
(DAC) ANALOG (OUTPUT) SHIFT
PA7 OUTPUT PA7 CONTROL
PC4
PC5 PC7 DATA READY
PC6 PC6 ACK
PC7 PC5 BLANKED
82C55A PC4 BLACK/WHITE
PC0 STB DATA 82C55A
PC1
BIT PC2 ROW STB
SET/RESET PC2 SAMPLE EN PC1 COLUMN STB
PC3 STB PC0 CURSOR H/V STB

PB0 LSB PB0

PB1 8-BIT MODE 0 PB1
ANALOG
PB2 D/A INPUT (OUTPUT) PB2
CONVERTER
MODE 0 PB3 (ADC) PB3 CURSOR/ROW/COLUMN
(INPUT) PC4 PB4 ADDRESS
H&V
PC5 PB5
PC6 PB6
PC7 MAB PB7

FIGURE 21. DIGITAL TO ANALOG, ANALOG TO DIGITAL FIGURE 22. BASIC CRT CONTROLLER INTERFACE

4-246
 82C55A

INTERRUPT INTERRUPT
REQUEST REQUEST

PC3 PA0 D0 PC3 PA0 R0

PA1 D1 PA1 R1
PA2 D2 PA2 R2
PA3 FLOPPY DISK PA3 B LEVEL
D3 CONTROLLER R3 PAPER
PA4 D4 AND DRIVE PA4 R4 TAPE
PA5 D5 PA5 R5 READER
MODE 1
MODE 2 PA6 D6 (INPUT) PA6 R6
PA7 D7 PA7 R7

PC4 DATA STB PC4 STB

PC5 ACK (IN) PC5 ACK
PC7 DATA READY PC6 STOP/GO
PC6 ACK (OUT)
82C55A 82C55A MACHINE TOOL
PC2 TRACK “0” SENSOR PC0 START/STOP
PC1 SYNC READY MODE 0 PC1 LIMIT SENSOR (H/V)
PC0 (INPUT) PC2
INDEX OUT OF FLUID

PB0 ENGAGE HEAD PB0 CHANGE TOOL

PB1 FORWARD/REV. PB1 LEFT/RIGHT
PB2 READ ENABLE PB2 UP/DOWN
MODE 0 PB3 WRITE ENABLE MODE 0 PB3 HOR. STEP STROBE
(OUTPUT) PB4 DISC SELECT (OUTPUT) PB4 VERT. STEP STROBE
PB5 ENABLE CRC PB5 SLEW/STEP
PB6 TEST PB6 FLUID ENABLE
PB7 BUSY LT PB7 EMERGENCY STOP

FIGURE 23. BASIC FLOPPY DISC INTERFACE FIGURE 24. MACHINE TOOL CONTROLLER INTERFACE

4-247
 82C55A

Absolute Maximum Ratings Thermal Information

Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +8.0V Thermal Resistance (Typical) θJA θJC
Input, Output or I/O Voltage . . . . . . . . . . . . GND-0.5V to VCC+0.5V CERDIP Package . . . . . . . . . . . . . . . . 50oC/W 10oC/W
ESD Classification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Class 1 CLCC Package . . . . . . . . . . . . . . . . . . 65oC/W 14oC/W
PDIP Package . . . . . . . . . . . . . . . . . . . 50oC/W N/A
Operating Conditions PLCC Package . . . . . . . . . . . . . . . . . . 46oC/W N/A
Storage Temperature Range . . . . . . . . . . . . . . . . . .-65oC to +150oC
Operating Voltage Range . . . . . . . . . . . . . . . . . . . . . +4.5V to +5.5V
Maximum Junction Temperature
Operating Temperature Range
Ceramic Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +175oC
C82C55A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0oC to +70oC
Plastic Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +150oC
I82C55A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -40oC to +85oC
Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . +300oC
M82C55A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -55oC to +125oC
(PLCC - Lead Tips Only)

Die Characteristics
Gate Count . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1000 Gates

CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation
of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

DC Electrical Specifications VCC = 5.0V ±10%; TA = 0oC to +70oC (C82C55A);

TA = -40oC to +85oC (I82C55A);
TA = -55oC to +125oC (M82C55A)

LIMITS

SYMBOL PARAMETER MIN MAX UNITS TEST CONDITIONS

VIH Logical One Input Voltage 2.0 - V I82C55A, C82C55A,

2.2 M82C55A

VIL Logical Zero Input Voltage - 0.8 V

VOH Logical One Output Voltage 3.0 - V IOH = -2.5mA,

VCC -0.4 IOH = -100µA

VOL Logical Zero Output Voltage - 0.4 V IOL +2.5mA

II Input Leakage Current -1.0 +1.0 µA VIN = VCC or GND,

DIP Pins: 5, 6, 8, 9, 35, 36

IO I/O Pin Leakage Current -10 +10 µA VO = VCC or GND DIP Pins: 27 - 34

IBHH Bus Hold High Current -50 -400 µA VO = 3.0V. Ports A, B, C

IBHL Bus Hold Low Current 50 400 µA VO = 1.0V. Port A ONLY

IDAR Darlington Drive Current -2.5 Note 1, 3 mA Ports A, B, C. Test Condition 3

ICCSB Standby Power Supply Current - 10 µA VCC = 5.5V, VIN = VCC or GND. Output Open

ICCOP Operating Power Supply Current - 1 mA/MHz TA = +25oC, VCC = 5.0V, Typical (See Note2)

NOTES:
1. No internal current limiting exists on Port Outputs. A resistor must be added externally to limit the current.
2. ICCOP = 1mA/MHz of Peripheral Read/Write cycle time. (Example: 1.0µs I/O Read/Write cycle time = 1mA).
3. Tested as VOH at -2.5mA.

Capacitance TA = 25oC

SYMBOL PARAMETER TYPICAL UNITS TEST CONDITIONS

CIN Input Capacitance 10 pF FREQ = 1MHz, All Measurements are

referenced to device GND
CI/O I/O Capacitance 20 pF

4-248
 82C55A

AC Electrical Specifications VCC = +5V± 10%, GND = 0V; TA = -55oC to +125oC (M82C55A) (M82C55A-5);
TA = -40oC to +85oC (I82C55A) (I82C55A-5);
TA = 0oC to +70oC (C82C55A) (C82C55A-5)

82C55A-5 82C55A
TEST
SYMBOL PARAMETER MIN MAX MIN MAX UNITS CONDITIONS

READ TIMING

(1) tAR Address Stable Before RD 0 - 0 - ns

(2) tRA Address Stable After RD 0 - 0 - ns

(3) tRR RD Pulse Width 250 - 150 - ns

(4) tRD Data Valid From RD - 200 - 120 ns 1

(5) tDF Data Float After RD 10 75 10 75 ns 2

(6) tRV Time Between RDs and/or WRs 300 - 300 - ns

WRITE TIMING

(7) tAW Address Stable Before WR 0 - 0 - ns

(8) tWA Address Stable After WR 20 - 20 - ns

(9) tWW WR Pulse Width 100 - 100 - ns

(10) tDW Data Valid to WR High 100 - 100 - ns

(11) tWD Data Valid After WR High 30 - 30 - ns

OTHER TIMING

(12) tWB WR = 1 to Output - 350 - 350 ns 1

(13) tIR Peripheral Data Before RD 0 - 0 - ns

(14) tHR Peripheral Data After RD 0 - 0 - ns

(15) tAK ACK Pulse Width 200 - 200 - ns

(16) tST STB Pulse Width 100 - 100 - ns

(17) tPS Peripheral Data Before STB High 20 - 20 - ns

(18) tPH Peripheral Data After STB High 50 - 50 - ns

(19) tAD ACK = 0 to Output - 175 - 175 ns 1

(20) tKD ACK = 1 to Output Float 20 250 20 250 ns 2

(21) tWOB WR = 1 to OBF = 0 - 150 - 150 ns 1

(22) tAOB ACK = 0 to OBF = 1 - 150 - 150 ns 1

(23) tSIB STB = 0 to IBF = 1 - 150 - 150 ns 1

(24) tRIB RD = 1 to IBF = 0 - 150 - 150 ns 1

(25) tRIT RD = 0 to INTR = 0 - 200 - 200 ns 1

(26) tSIT STB = 1 to INTR = 1 - 150 - 150 ns 1

(27) tAIT ACK = 1 to INTR = 1 - 150 - 150 ns 1

(28) tWIT WR = 0 to INTR = 0 - 200 - 200 ns 1

(29) tRES Reset Pulse Width 500 - 500 - ns 1, (Note 1)

NOTE:
1. Period of initial Reset pulse after power-on must be at least 50µsec. Subsequent Reset pulses may be 500ns minimum.

4-249
 82C55A

Timing Waveforms

tRR (3)
RD

tIR (13) tHR (14)

INPUT

tAR (1) tRA (2)

CS, A1, A0

D7-D0

tRD (4) tDF (5)

FIGURE 25. MODE 0 (BASIC INPUT)

tWW (9)
WR

tWD (11)
tDW
(10)
D7-D0

tAW (7) tWA (8)

CS, A1, A0

OUTPUT

tWS (12)

FIGURE 26. MODE 0 (BASIC OUTPUT)

tST (16)

STB

tSIB
IBF (23)
tSIT
(26) tRIB (24)

INTR tRIT
(25)

RD tPH
(18)

INPUT FROM
PERIPHERAL
tPS (17)

FIGURE 27. MODE 1 (STROBED INPUT)

4-250
 82C55A

Timing Waveforms (Continued)

tWOB (21)
WR

tAOB (22)
OBF

INTR tWIT
(28)

ACK
tAK (15) tAIT (27)

OUTPUT

tWB (12)

FIGURE 28. MODE 1 (STROBED OUTPUT)

DATA FROM
CPU TO 82C55A

WR
(NOTE)
tAOB
(22)
OBF
tWOB
(21)

INTR

tAK
(15)
ACK

tST
(16)
STB
(NOTE)
tSIB
IBF (23)
tAD (19)
tKD
tPS (17) (20)
PERIPHERAL
BUS
tPH (18) tRIB (24)

RD DATA FROM DATA FROM

PERIPHERAL TO 82C55A 82C55A TO PERIPHERAL
DATA FROM
82C55A TO CPU

FIGURE 29. MODE 2 (BI-DIRECTIONAL)

NOTE: Any sequence where WR occurs before ACK and STB occurs before RD is permissible. (INTR = IBF • MASK • STB • RD • OBF •
MASK • ACK • WR)

4-251
 82C55A

Timing Waveforms (Continued)

A0-A1, A0-A1,
CS CS
tAW (7) tWA (8) tAR (1) tRA (2)
DATA tRR (3)
BUS RD
tDW (10) tWD (11) (4) tRD tDF (5)
WR DATA VALID
BUS
HIGH IMPEDANCE
tWW (9)
FIGURE 30. WRITE TIMING FIGURE 31. READ TIMING

AC Test Circuit AC Testing Input, Output Waveforms

V1 INPUT OUTPUT
VIH + 0.4V VOH
R1 1.5V 1.5V
OUTPUT FROM TEST VIL - 0.4V VOL
DEVICE UNDER POINT
TEST AC Testing: All AC Parameters tested as per test circuits. Input RISE and
R2 C1 FALL times are driven at 1ns/V.
(SEE NOTE)
TEST CONDITION DEFINITION TABLE

TEST CONDITION V1 R1 R2 C1
NOTE: Includes STRAY and JIG Capacitance
1 1.7V 523Ω Open 150pF
2 VCC 2kΩ 1.7kΩ 50pF
3 1.5V 750Ω Open 50pF

Burn-In Circuits
MD82C55A CERDIP MR82C55A CLCC

F11
F12
F13
F14
F3
F4
F9
F8
F7
F6

F2
F6 1 40 F11
F7 2 39 F12
F8 3 38 F13
F9 4 37 F14
F4 5 36 F2 6 5 4 3 2 1 44 43 42 41 40
GND 7 39
F3 6 35 F5
8 38 F5
GND 7 34 F15
F0 9 37 F15
F0 8 33 F11
F1 10 36 F11
F1 9 32 F12
F10 11 35 F12
F10 10 31 F13
F6 12 34 F13
F6 11 30 F14
F7 13 33 F14
F7 12 29 F15
F8 14 32 F15
F8 13 28 F11 15
F9 31 F11
F9 14 27 F12 16
F10 30 F12
VCC
F10 15 26 F6 17 29
F6 16 25 F13 C1 18 19 20 21 22 23 24 25 26 27 28
F7 17 24 F14
F8 18 23 F15
22 C1
F9 19 F11
21
F7
F8
F9
F10
F12
F11
F15
F14
F13

20
VCC

F10 F12

NOTES: NOTES:
1. VCC = 5.5V ± 0.5V 1. C1 = 0.01µF minimum
2. VIH = 4.5V ± 10% 2. All resistors are 47kΩ ± 5%
3. VIL = -0.2V to 0.4V 3. f0 = 100kHz ± 10%
4. GND = 0V 4. f1 = f0 ÷ 2; f2 = f1 ÷ 2; . . . ; f15 = f14 ÷ 2

4-252
 82C55A

Die Characteristics
DIE DIMENSIONS: GLASSIVATION:
95 x 100 x 19 ±1mils Type: SiO2
Thickness: 8kÅ ±1kÅ
METALLIZATION:
Type: Silicon - Aluminum WORST CASE CURRENT DENSITY:
Thickness: 11kÅ ±1kÅ 0.78 x 105 A/cm2

Metallization Mask Layout

82C55A

RD PA0 PA1 PA2 PA3 PA4 PA5 PA6 PA7 WR

CS RESET

GND D0

A1 D1

A0 D2

PC7 D3

PC6 D4

PC5 D5

PC4 D6

PC0 D7

VCC
PC1

PC2 PD3 PB0 PB1 PB2 PB3 PB4 PB5 PB6 PB7

4-253