Datasheetarchive 74ac14
Datasheetarchive 74ac14
Datasheetarchive 74ac14
Features Description
Operates with Much Slower than Standard Input Rise The CD74AC14 and CD74ACT14 each contain six inverting
and Fall Slew Rates Schmitt Triggers in one package. These devices use the Harris
Advanced CMOS Logic technology.
Exceptionally High Noise Immunity
Exceeds 2kV ESD Protection MIL-STD-883, Method Ordering Information
3015
PART TEMP. PKG.
SCR-Latchup-Resistant CMOS Process and Circuit NUMBER RANGE (oC) PACKAGE NO.
Design CD74AC14 -55 to 125 14 Ld PDIP E14.3
[ /Title
(CD74 Speed of Bipolar FAST/AS/S with Significantly CD74ACT14 -55 to 125 14 Ld PDIP E14.3
Reduced Power Consumption CD74AC14 -55 to 125 14 Ld SOIC M14.15
AC14,
CD74 Balanced Propagation Delays CD74ACT14 -55 to 125 14 Ld SOIC M14.15
ACT14 AC Types Feature 1.5V to 5.5V Operation and NOTES:
) Balanced Noise Immunity at 30% of the Supply 1. When ordering, use the entire part number. Add the suffix 96 to
obtain the variant in the tape and reel.
/Sub- 24mA Output Drive Current
2. Wafer and die for this part number is available which meets all elec-
ject - Fanout to 15 FAST ICs
trical specifications. Please contact your local sales office or Harris
(Hex - Drives 50 Transmission Lines customer service for ordering information.
Invert- Greater Noise Immunity Than Standard Inverters
ing
Pinout Functional Diagram
Schmit
t Trig- CD74AC14, CD74ACT14
(PDIP, SOIC) 2
1
ger) TOP VIEW 1A 1Y
/Autho
3 4
r () 1A 1 14 VCC
2A 2Y
/Key- 1Y 2 13 6A 5 6
words 3A 3Y
2A 3 12 6Y
(Har- 9 8
2Y 4 11 5A 4A 4Y
ris
Semi- 3A 5 10 5y
11 10
5A 5Y
con- 3Y 6 9 4A
ductor, GND 7 8 4Y
6A
13 12
6Y
Advan GND = 7
VCC = 14
ced
CMOS
, Harris
TRUTH TABLE
Semi-
con- INPUTS OUTPUTS
ductor, A Y
Advan L H
ced H L
TTL)
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures. File Number 1984.1
FAST is a Trademark of Fairchild Semiconductor.
Copyright Harris Corporation 1998
1
CD74AC14, CD74ACT14
Operating Conditions
Temperature Range, TA . . . . . . . . . . . . . . . . . . . . . . -55oC to 125oC
Supply Voltage Range, VCC (Note 4)
AC Types. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .1.5V to 5.5V
ACT Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4.5V to 5.5V
DC Input or Output Voltage, VI, VO . . . . . . . . . . . . . . . . . 0V to VCC
Input Rise and Fall Slew Rate, dt/dv (Note 6)
AC Types, 1.5V to 5.5V . . . . . . . . . . . . . . . . . . . . . . . 150ms (Max)
ACT Types, 4.5V to 5.5V. . . . . . . . . . . . . . . . . . . . . . . 20ns (Max)
CAUTION: Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. This is a stress only rating and operation
of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTES:
3. For up to 4 outputs per device, add 25mA for each additional output.
4. Unless otherwise specified, all voltages are referenced to ground.
5. JA is measured with the component mounted on an evaluation PC board in free air.
6. 5 Outputs switching: VCC = 5V; Load = 500, 50pF; TA = Full Temperature Range
For AC, VI = 5.5V sawtooth; ACT, VI = 3V sawtooth.
DC Electrical Specifications
TEST -40oC TO -55oC TO
CONDITIONS 25oC 85oC 125oC
VCC
PARAMETER SYMBOL VI (V) IO (mA) (V) MIN MAX MIN MAX MIN MAX UNITS
AC TYPES
Positive-Going Threshold VT+ - - 5 2.6 3.4 2.6 3.4 2.6 3.4 V
Voltage
Negative-Going Threshold VT - - - 5 1.6 2.4 1.6 2.4 1.6 2.4 V
Voltage
Hysteresis Voltage VH - - 5 0.5 - 0.5 - 0.5 - V
High Level Output Voltage VOH VT+ or VT - -0.05 1.5 1.4 - 1.4 - 1.4 - V
-0.05 3 2.9 - 2.9 - 2.9 - V
-0.05 4.5 4.4 - 4.4 - 4.4 - V
-4 3 2.58 - 2.48 - 2.4 - V
-24 4.5 3.94 - 3.8 - 3.7 - V
-75 5.5 - - 3.85 - - - V
(Note 7, 8)
-50 5.5 - - - - 3.85 - V
(Note 7, 8)
2
CD74AC14, CD74ACT14
All 0.21
3
CD74AC14, CD74ACT14
PARAMETER SYMBOL VCC (V) MIN TYP MAX MIN TYP MAX UNITS
AC TYPES
Input Capacitance CI - - - 10 - - 10 pF
ACT TYPES
Input Capacitance CI - - - 10 - - 10 pF
NOTES:
9. Limits tested at 100%.
10. 5V Min at 5.5V, Max at 4.5V.
11. CPD is used to determine the dynamic power consumption per gate.
AC: PD = VCC2 fi (CPD + CL)
ACT: PD = VCC2 fi (CPD + CL) + VCC ICC where fi = input frequency, CL = output load capacitance, VCC = supply voltage.
OUTPUT CL VO
LOAD 50pF
VS
CD74AC CD74ACT
4
IMPORTANT NOTICE
Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue
any product or service without notice, and advise customers to obtain the latest version of relevant information
to verify, before placing orders, that information being relied on is current and complete. All products are sold
subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those
pertaining to warranty, patent infringement, and limitation of liability.
TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in
accordance with TIs standard warranty. Testing and other quality control techniques are utilized to the extent
TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily
performed, except those mandated by government requirements.
In order to minimize risks associated with the customers applications, adequate design and operating
safeguards must be provided by the customer to minimize inherent or procedural hazards.
TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent
that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other
intellectual property right of TI covering or relating to any combination, machine, or process in which such
semiconductor products or services might be or are used. TIs publication of information regarding any third
partys products or services does not constitute TIs approval, warranty or endorsement thereof.