Philips+32PFL3405-77+Ch+RAM1 0L+LA
Philips+32PFL3405-77+Ch+RAM1 0L+LA
Philips+32PFL3405-77+Ch+RAM1 0L+LA
RAM1.0L
LA
18930_000_100308.eps
100308
Contents Page
1. Revision List 2
2. Technical Specifications, Connections 2
3. Precautions, Notes, and Abbreviation List 5
4. Mechanical Instructions 9
5. Service Modes, Error Codes, and Fault Finding 16
6. Alignments 29
7. Circuit Descriptions 31
8. IC Data Sheets 35
9. Block Diagrams
Wiring Diagram (32") 41
Wiring Diagram (42") 42
Block Diagram 43
10. Circuit Diagrams and PWB Layouts Drawing PWB
SSB: Power (B01) 44 56-57
SSB: AV Input (B02) 45 56-57
SSB: VGA Input (B03) 46 56-57
SSB: HDMI Input (B04) 47 56-57
SSB: RF Tuner (B05) 48 56-57
SSB: Keyboard/LED/IR Interface (B06) 49 56-57
SSB: MT8222 (B07) 50 56-57
SSB: DDR2 DRAM (B08) 51 56-57
SSB: LVDS Output (B09) 52 56-57
SSB: Audio Amplifier (B10) 53 56-57
SSB: TCON (B11) 54 56-57
SSB: TCON Power (B12) 55 56-57
IR/LED Board (J) 58 59
11. Styling Sheets
Styling Sheet 32" - 42" 60
©
Copyright 2011 Koninklijke Philips Electronics N.V.
All rights reserved. No part of this publication may be reproduced, stored in a
retrieval system or transmitted, in any form or by any means, electronic, mechanical,
photocopying, or otherwise without the prior permission of Philips.
Published by MB/WSK 1162 BU TV Consumer Care, the Netherlands Subject to modification EN 3122 785 19001
2011-Feb-18
EN 2 1. RAM1.0L LA Revision List
1. Revision List
Manual xxxx xxx xxxx.0
• First release.
For on-line product support please use the links in Table 2-1.
Here is product information available, as well as getting started,
user manuals, frequently asked questions and software &
drivers.
2011-Feb-18
Technical Specifications, Connections RAM1.0L LA 2. EN 3
2.3 Connections
5 6
10 9 8 7
18930_001_100309.eps
100312
2011-Feb-18
EN 4 2. RAM1.0L LA Technical Specifications, Connections
2011-Feb-18
Precautions, Notes, and Abbreviation List RAM1.0L LA 3. EN 5
2011-Feb-18
EN 6 3. RAM1.0L LA Precautions, Notes, and Abbreviation List
The third digit in the serial number (example: 3.4 Abbreviation List
AG2B0335000001) indicates the number of the alternative
B.O.M. (Bill Of Materials) that has been used for producing the 0/6/12 SCART switch control signal on A/V
specific TV set. In general, it is possible that the same TV
board. 0 = loop through (AUX to TV),
model on the market is produced with e.g. two different types
6 = play 16 : 9 format, 12 = play 4 : 3
of displays, coming from two different suppliers. This will then format
result in sets which have the same CTN (Commercial Type
AARA Automatic Aspect Ratio Adaptation:
Number; e.g. 28PW9515/12) but which have a different B.O.M.
algorithm that adapts aspect ratio to
number. remove horizontal black bars; keeps
By looking at the third digit of the serial number, one can
the original aspect ratio
identify which B.O.M. is used for the TV set he is working with.
ACI Automatic Channel Installation:
If the third digit of the serial number contains the number “1” algorithm that installs TV channels
(example: AG1B033500001), then the TV set has been
directly from a cable network by
manufactured according to B.O.M. number 1. If the third digit is
means of a predefined TXT page
a “2” (example: AG2B0335000001), then the set has been ADC Analogue to Digital Converter
produced according to B.O.M. no. 2. This is important for
AFC Automatic Frequency Control: control
ordering the correct spare parts!
signal used to tune to the correct
For the third digit, the numbers 1...9 and the characters A...Z frequency
can be used, so in total: 9 plus 26= 35 different B.O.M.s can be
AGC Automatic Gain Control: algorithm that
indicated by the third digit of the serial number.
controls the video input of the feature
box
Identification: The bottom line of a type plate gives a 14-digit AM Amplitude Modulation
serial number. Digits 1 and 2 refer to the production centre (e.g. AP Asia Pacific
AG is Bruges), digit 3 refers to the B.O.M. code, digit 4 refers AR Aspect Ratio: 4 by 3 or 16 by 9
to the Service version change code, digits 5 and 6 refer to the ASF Auto Screen Fit: algorithm that adapts
production year, and digits 7 and 8 refer to production week (in aspect ratio to remove horizontal black
example below it is 2006 week 17). The 6 last digits contain the bars without discarding video
serial number. information
ATSC Advanced Television Systems
MODEL : 32PF9968/10 MADE IN BELGIUM Committee, the digital TV standard in
220-240V ~ 50/60Hz the USA
128W
ATV See Auto TV
PROD.NO: AG 1A0617 000001 VHF+S+H+UHF
Auto TV A hardware and software control
S BJ3.0E LA system that measures picture content,
and adapts image parameters in a
10000_024_090121.eps dynamic way
100105
AV External Audio Video
AVC Audio Video Controller
Figure 3-1 Serial number (example)
AVIP Audio Video Input Processor
B/G Monochrome TV system. Sound
3.3.7 Board Level Repair (BLR) or Component Level Repair carrier distance is 5.5 MHz
(CLR) BDS Business Display Solutions (iTV)
BLR Board-Level Repair
If a board is defective, consult your repair procedure to decide BTSC Broadcast Television Standard
if the board has to be exchanged or if it should be repaired on Committee. Multiplex FM stereo sound
component level. system, originating from the USA and
If your repair procedure says the board should be exchanged used e.g. in LATAM and AP-NTSC
completely, do not solder on the defective board. Otherwise, it countries
cannot be returned to the O.E.M. supplier for back charging! B-TXT Blue TeleteXT
C Centre channel (audio)
3.3.8 Practical Service Precautions CEC Consumer Electronics Control bus:
remote control bus on HDMI
• It makes sense to avoid exposure to electrical shock. connections
While some sources are expected to have a possible CL Constant Level: audio output to
dangerous impact, others of quite high potential are of connect with an external amplifier
limited current and are sometimes held in less regard. CLR Component Level Repair
• Always respect voltages. While some may not be ComPair Computer aided rePair
dangerous in themselves, they can cause unexpected CP Connected Planet / Copy Protection
reactions that are best avoided. Before reaching into a CSM Customer Service Mode
powered TV set, it is best to test the high voltage insulation. CTI Color Transient Improvement:
It is easy to do, and is a good service precaution. manipulates steepness of chroma
transients
CVBS Composite Video Blanking and
Synchronization
DAC Digital to Analogue Converter
DBE Dynamic Bass Enhancement: extra
low frequency amplification
DCM Data Communication Module. Also
referred to as System Card or
Smartcard (for iTV).
DDC See “E-DDC”
D/K Monochrome TV system. Sound
carrier distance is 6.5 MHz
DFI Dynamic Frame Insertion
2011-Feb-18
Precautions, Notes, and Abbreviation List RAM1.0L LA 3. EN 7
DFU Directions For Use: owner's manual SDI), is a digitized video format used
DMR Digital Media Reader: card reader for broadcast grade video.
DMSD Digital Multi Standard Decoding Uncompressed digital component or
DNM Digital Natural Motion digital composite signals can be used.
DNR Digital Noise Reduction: noise The SDI signal is self-synchronizing,
reduction feature of the set uses 8 bit or 10 bit data words, and has
DRAM Dynamic RAM a maximum data rate of 270 Mbit/s,
DRM Digital Rights Management with a minimum bandwidth of 135
DSP Digital Signal Processing MHz.
DST Dealer Service Tool: special remote ITV Institutional TeleVision; TV sets for
control designed for service hotels, hospitals etc.
technicians LS Last Status; The settings last chosen
DTCP Digital Transmission Content by the customer and read and stored
Protection; A protocol for protecting in RAM or in the NVM. They are called
digital audio/video content that is at start-up of the set to configure it
traversing a high speed serial bus, according to the customer's
such as IEEE-1394 preferences
DVB-C Digital Video Broadcast - Cable LATAM Latin America
DVB-T Digital Video Broadcast - Terrestrial LCD Liquid Crystal Display
DVD Digital Versatile Disc LED Light Emitting Diode
DVI(-d) Digital Visual Interface (d= digital only) L/L' Monochrome TV system. Sound
E-DDC Enhanced Display Data Channel carrier distance is 6.5 MHz. L' is Band
(VESA standard for communication I, L is all bands except for Band I
channel and display). Using E-DDC, LPL LG.Philips LCD (supplier)
the video source can read the EDID LS Loudspeaker
information form the display. LVDS Low Voltage Differential Signalling
EDID Extended Display Identification Data Mbps Mega bits per second
(VESA standard) M/N Monochrome TV system. Sound
EEPROM Electrically Erasable and carrier distance is 4.5 MHz
Programmable Read Only Memory MHEG Part of a set of international standards
EMI Electro Magnetic Interference related to the presentation of
EPG Electronic Program Guide multimedia information, standardised
EPLD Erasable Programmable Logic Device by the Multimedia and Hypermedia
EU Europe Experts Group. It is commonly used as
EXT EXTernal (source), entering the set by a language to describe interactive
SCART or by cinches (jacks) television services
FDS Full Dual Screen (same as FDW) MIPS Microprocessor without Interlocked
FDW Full Dual Window (same as FDS) Pipeline-Stages; A RISC-based
FLASH FLASH memory microprocessor
FM Field Memory or Frequency MOP Matrix Output Processor
Modulation MOSFET Metal Oxide Silicon Field Effect
FPGA Field-Programmable Gate Array Transistor, switching device
FTV Flat TeleVision MPEG Motion Pictures Experts Group
Gb/s Giga bits per second MPIF Multi Platform InterFace
G-TXT Green TeleteXT MUTE MUTE Line
H H_sync to the module MTV Mainstream TV: TV-mode with
HD High Definition Consumer TV features enabled (iTV)
HDD Hard Disk Drive NC Not Connected
HDCP High-bandwidth Digital Content NICAM Near Instantaneous Compounded
Protection: A “key” encoded into the Audio Multiplexing. This is a digital
HDMI/DVI signal that prevents video sound system, mainly used in Europe.
data piracy. If a source is HDCP coded NTC Negative Temperature Coefficient,
and connected via HDMI/DVI without non-linear resistor
the proper HDCP decoding, the NTSC National Television Standard
picture is put into a “snow vision” mode Committee. Color system mainly used
or changed to a low resolution. For in North America and Japan. Color
normal content distribution the source carrier NTSC M/N= 3.579545 MHz,
and the display device must be NTSC 4.43= 4.433619 MHz (this is a
enabled for HDCP “software key” VCR norm, it is not transmitted off-air)
decoding. NVM Non-Volatile Memory: IC containing
HDMI High Definition Multimedia Interface TV related data such as alignments
HP HeadPhone O/C Open Circuit
I Monochrome TV system. Sound OSD On Screen Display
carrier distance is 6.0 MHz OAD Over the Air Download. Method of
I2 C Inter IC bus software upgrade via RF transmission.
I2 D Inter IC Data bus Upgrade software is broadcasted in
I2 S Inter IC Sound bus TS with TV channels.
IF Intermediate Frequency OTC On screen display Teletext and
IR Infra Red Control; also called Artistic (SAA5800)
IRQ Interrupt Request P50 Project 50: communication protocol
ITU-656 The ITU Radio communication Sector between TV and peripherals
(ITU-R) is a standards body PAL Phase Alternating Line. Color system
subcommittee of the International mainly used in West Europe (color
Telecommunication Union relating to carrier= 4.433619 MHz) and South
radio communication. ITU-656 (a.k.a. America (color carrier PAL M=
2011-Feb-18
EN 8 3. RAM1.0L LA Precautions, Notes, and Abbreviation List
3.575612 MHz and PAL N= 3.582056 SVHS Super Video Home System
MHz) SW Software
PCB Printed Circuit Board (same as “PWB”) SWAN Spatial temporal Weighted Averaging
PCM Pulse Code Modulation Noise reduction
PDP Plasma Display Panel SXGA 1280 × 1024
PFC Power Factor Corrector (or Pre- TFT Thin Film Transistor
conditioner) THD Total Harmonic Distortion
PIP Picture In Picture TMDS Transmission Minimized Differential
PLL Phase Locked Loop. Used for e.g. Signalling
FST tuning systems. The customer TS Transport Stream
can give directly the desired frequency TXT TeleteXT
POD Point Of Deployment: a removable TXT-DW Dual Window with TeleteXT
CAM module, implementing the CA UI User Interface
system for a host (e.g. a TV-set) uP Microprocessor
POR Power On Reset, signal to reset the uP UXGA 1600 × 1200 (4:3)
PSDL Power Supply for Direct view LED V V-sync to the module
backlight with 2D-dimming VESA Video Electronics Standards
PSL Power Supply with integrated LED Association
drivers VGA 640 × 480 (4:3)
PSLS Power Supply with integrated LED VL Variable Level out: processed audio
drivers with added Scanning output toward external amplifier
functionality VSB Vestigial Side Band; modulation
PTC Positive Temperature Coefficient, method
non-linear resistor WYSIWYR What You See Is What You Record:
PWB Printed Wiring Board (same as “PCB”) record selection that follows main
PWM Pulse Width Modulation picture and sound
QRC Quasi Resonant Converter WXGA 1280 × 768 (15:9)
QTNR Quality Temporal Noise Reduction XTAL Quartz crystal
QVCP Quality Video Composition Processor XGA 1024 × 768 (4:3)
RAM Random Access Memory Y Luminance signal
RGB Red, Green, and Blue. The primary Y/C Luminance (Y) and Chrominance (C)
color signals for TV. By mixing levels signal
of R, G, and B, all colors (Y/C) are YPbPr Component video. Luminance and
reproduced. scaled color difference signals (B-Y
RC Remote Control and R-Y)
RC5 / RC6 Signal protocol from the remote YUV Component video
control receiver
RESET RESET signal
ROM Read Only Memory
RSDS Reduced Swing Differential Signalling
data interface
R-TXT Red TeleteXT
SAM Service Alignment Mode
S/C Short Circuit
SCART Syndicat des Constructeurs
d'Appareils Radiorécepteurs et
Téléviseurs
SCL Serial Clock I2C
SCL-F CLock Signal on Fast I2C bus
SD Standard Definition
SDA Serial Data I2C
SDA-F DAta Signal on Fast I2C bus
SDI Serial Digital Interface, see “ITU-656”
SDRAM Synchronous DRAM
SECAM SEequence Couleur Avec Mémoire.
Color system mainly used in France
and East Europe. Color carriers=
4.406250 MHz and 4.250000 MHz
SIF Sound Intermediate Frequency
SMPS Switched Mode Power Supply
SoC System on Chip
SOG Sync On Green
SOPS Self Oscillating Power Supply
SPI Serial Peripheral Interface bus; a 4-
wire synchronous serial data link
standard
S/PDIF Sony Philips Digital InterFace
SRAM Static RAM
SRP Service Reference Protocol
SSB Small Signal Board
SSC Spread Spectrum Clocking, used to
reduce the effects of EMI
STB Set Top Box
STBY STand-BY
SVGA 800 × 600 (4:3)
2011-Feb-18
Mechanical Instructions RAM1.0L LA 4. EN 9
4. Mechanical Instructions
Index of this chapter: Notes:
4.1 Cable Dressing • Figures below can deviate slightly from the actual situation,
4.2 Service Positions due to the different set executions.
4.3 Assembly/Panel Removal
4.4 Set Re-assembly.
18930_101_100303.eps
100303
2011-Feb-18
EN 10 4. RAM1.0L LA Mechanical Instructions
18930_120_100303.eps
100303
For easy servicing of a TV set, the set should be put face down
on a soft flat surface, foam buffers or other specific workshop
tools. Ensure that a stable situation is created to perform
measurements and alignments. When using foam bars take
care that these always support the cabinet and never only the
display. Caution: Failure to follow these guidelines can
seriously damage the display!
Ensure that ESD safe measures are taken.
2011-Feb-18
Mechanical Instructions RAM1.0L LA 4. EN 11
1
3
3 3
2 2
3 2
3
1 1
2
2
3 3 3 3
3
18930_100_100302.eps
100305
2
4 4 4
3
3
4 3
2 3
1 1
2
2
3 3
3 3
4
18930_121_100303.eps
100303
2011-Feb-18
EN 12 4. RAM1.0L LA Mechanical Instructions
4.3.2 Speakers
3 5 6
4 4
8 8
8
8
6
7 1
4 4 8
8
2 2 2 2
18930_106_100305.eps
100305
5 6
4 4
8 8
8
7 8
6
1
4 4 8
8
8
2 2 2 2
18930_122_100304.eps
100305
2011-Feb-18
Mechanical Instructions RAM1.0L LA 4. EN 13
See Figure 4-5 and Figure 4-6. 2. Remove the fixation screws from the speakers [2].
1. Unplug the speaker connector [1] from the SSB and 3. Take the speakers out.
remove the wire wrap from this cable. When defective, replace the whole unit.
2 2
18930_105_100304.eps
100304
2011-Feb-18
EN 14 4. RAM1.0L LA Mechanical Instructions
4 4 3
3
3 3
1
3 3
18930_102_100303.eps
100716
3 3 3 3 3 3
3
4 4
4 4
4
1
2 2
3 3
18930_123_100305.eps
100716
2011-Feb-18
Mechanical Instructions RAM1.0L LA 4. EN 15
18930_107_100315.eps
100315
Notes:
• While re-assembling, make sure that all cables are placed
and connected in their original position.
See Figure 4-1 and Figure 4-2.
• Pay special attention not to damage the EMC foams on the
SSB shields. Ensure that EMC foams are mounted
correctly.
2011-Feb-18
EN 16 5. RAM1.0L LA Service Modes, Error Codes, and Fault Finding
Purpose
• To create a pre-defined setting, to get the same
measurement results as given in this manual
• To start the blinking LED procedure where only Layer 2
errors are displayed (see also Table 5-1).
How to Activate
Use the standard RC transmitter and key in the code “062596”,
directly followed by the “MENU” button.
How to Exit
Switch the set to STANDBY. 18930_201_100309.eps
100309
Purpose
The Customer Service Mode shows error codes and
information on the TV's operation settings.The call centre can
instruct the customer (by telephone) to enter CSM in order to
identify the status of the set.This helps the call centre to
diagnose problems and failures in the TV set before making a
service call.
The CSM is a read-only mode; therefore, modifications are not
possible in this mode.
18930_202_100309.eps
100309
How to Navigate
Toggling between menus CSM1, -2 and -3 can be done by
means of the “CURSOR-DOWN/UP” knob.
CSM1
• Set Type Philips Model type number (16 characters
maximum)
• Production code Displays the production serial number of
the TV. Note that if an NVM is replaced or is initialized after
corruption, this production code has to be re-written to
NVM. ComPair will foresee a in possibility to do this.
2011-Feb-18
Service Modes, Error Codes, and Fault Finding RAM1.0L LA 5. EN 17
button.
After entering the service alignment mode, the following screen
ComPair II
Multi
is visible (refer to Figure 5-4). RC in RC out
function
PC
Optional power
HDMI 5V DC
I2C only
10000_036_090121.eps
18930_203_100310.eps 091118
100310
2011-Feb-18
EN 18 5. RAM1.0L LA Service Modes, Error Codes, and Fault Finding
5.3.1 Introduction
Note:
1. Only FAT/DOS-formatted flash drives are supported.
2. Only use software update files that can be found on the
Philips Service Portal.
5.3.3 Download the latest software Figure 5-7 Update the TV software 2
18870_206_100209.eps
100209
2011-Feb-18
Service Modes, Error Codes, and Fault Finding RAM1.0L LA 5. EN 19
Note:
• Do not remove the USB flash drive during the software
update.
• If a power failure occurs during the update, do not remove
the USB flash drive from the TV. The TV will continue the
software update as soon as power comes back.
• If an error occurs during the update retry the procedure or
contact your dealer.
• We do not recommend downgrading to an older version.
• Once the upgrade is finished, use your PC to remove the
TV software from your USB portable memory.
18870_208_100209.eps
100209
Error blinking
Error Code x yy1 Event Defective board
in SDM in CSM spontaneous
0 00 no error n.a. n.a. n.a. n.a.
2 13 I2C bus error layer 2 layer 1 layer 1 SSB
3 16 12V sensing of - - layer 1 platform supply
platform supply
4 18 false POK-line display layer 2 layer 1 layer 1 display supply/inverter
or inverter
2 27 multi-standard layer 2 layer 1 - SSB
demodulator (IF)
2 34 tuner layer 2 layer 1 - SSB
Notes:
1. x = layer 1 error indication, yy = layer 2 error indication.
5.5.1 Speakers
5.5.2 Tuner
2011-Feb-18
EN 20 5. RAM1.0L LA Service Modes, Error Codes, and Fault Finding
2011-Feb-18
Service Modes, Error Codes, and Fault Finding RAM1.0L LA 5. EN 21
Start
Yes
Yes
Yes
END
18930_214_100310.eps
100310
2011-Feb-18
EN 22 5. RAM1.0L LA Service Modes, Error Codes, and Fault Finding
Start
Yes
Yes
Yes
END
18930_215_100310.eps
100310
Figure 5-13 Trouble shooting diagram - set is in TV/Composite video mode, no image
2011-Feb-18
Service Modes, Error Codes, and Fault Finding RAM1.0L LA 5. EN 23
Start
Yes
Yes
Yes
END
18930_216_100310.eps
100310
Figure 5-14 Trouble shooting diagram - set is in Component video mode, no image
2011-Feb-18
EN 24 5. RAM1.0L LA Service Modes, Error Codes, and Fault Finding
Start
Yes
No
1. Is SSB J3 Pin 4-2.5~3.3V (Hi level) available?
LED ON to OFF
Yes
Yes
Yes
END
18930_217_100310.eps
100310
2011-Feb-18
Service Modes, Error Codes, and Fault Finding RAM1.0L LA 5. EN 25
DC/DC converter
Start
Yes
The voltage is about +12V while power switch on
No 1. J1/J2 connection good
2. Check power board
J1 PIN 9, J2 PIN 1/2
Yes
No
Q28 PIN 7, 8 The voltage is about +5V while power switch on
1. Check Q27-Gate B
Yes
No
U4 PIN 5, 6
The voltage is about +3.3V
1. Check U4 PIN2 EN
Yes
No
U2 PIN 5, 6 The voltage is about +1.0V
Yes
No
U1 PIN2,4 The voltage is about +1.8V
Yes
No
U3 PIN 3 The voltage is about +1.2V
Yes
No
U38 PIN 2, 4 The voltage is about +3.3V
Yes
No
The voltage is about +5V
U9, U39 PIN 3
Yes
No
T CON-U32 PIN2 The voltage is about +12V
Yes
No
T CON-U35 PIN 3 The voltage is about +3.3V
18930_218_100310.eps
2011-Feb-18
EN 26 5. RAM1.0L LA Service Modes, Error Codes, and Fault Finding
Yes
Yes
No
T CON-D24 PIN 3 The voltage is about +16V
Yes
No
T CON-R556 The voltage is about +27.1V
Yes
No
T CON-R587 The voltage is about -5V
Yes
No
T CON-L8 The voltage is about +8V
Yes
END
18930_219_100310.eps
100310
2011-Feb-18
Service Modes, Error Codes, and Fault Finding RAM1.0L LA 5. EN 27
DDC reading
Start
Yes
Support DDC1/2B
No 1. VGA cable ok?
Analog DDC OK? 2. Check signal (U6 to PIN5, 6)
3. Check U6- PIN8 5 V
4. Is input signal compliant to protocol?
Yes
Support DDC1/2B
No 1. HDMI cable ok?
HDMI DDC OK? 2. Check signal (U15 to Pin5, 6)
3. Check signal (U16 to Pin5, 6)
4. Is input signal compliant to protocol?
Yes
END
18930_220_100310.eps
100310
2011-Feb-18
EN 28 5. RAM1.0L LA Service Modes, Error Codes, and Fault Finding
No audio
Start
No
1. Check Audio source
Input signal good?
2. Check the player of source
Yes
No 1. Check Speaker
2. Audio Output of J6 Audio
Output Source OK?
Signal
Yes
Yes
No
Check amplifier OK? 1. Check U23 Audio Signal In/OUT
Yes
END
18930_221_100310.eps
100310
2011-Feb-18
Alignments RAM1.0L LA 6. EN 29
6. Alignments
Index of this chapter: • US/AP-NTSC models: an NTSC M/N TV-signal with a
6.1 General Alignment Conditions signal strength of at least 1 mV and a frequency of 61.25
6.2 Hardware Alignments MHz (channel 3).
6.3 Software Alignments • LATAM models: an NTSC M TV-signal with a signal
6.4 Display Option Settings strength of at least 1 mV and a frequency of 61.25 MHz
6.5 Reset of Repaired SSB (channel 3).
• DVB-T models: a DVB-T signal with the following
Note: The Service Alignment Mode (SAM) are described in specifications:
chapter 5. Service Modes, Error Codes, and Fault Finding. - frequency: 546.00 PID
Menu navigation is done with the CURSOR UP, DOWN, LEFT - video: 0B 06 PID
or RIGHT keys of the remote control transmitter. - PCR: 0B 06 PID
- Audio: 0B 07.
Perform all electrical adjustments under the following • Choose “TV menu”, “TV Settings” and then “Picture” and
conditions: set “Smart Picture” to “Vivid” mode.
• Power supply voltage: 120 - 230 VAC, 50 10 Hz.
• Connect the set to the mains via an isolation transformer
White point alignment LCD screens:
with low internal resistance.
• Use a 100% white screen as input signal and set the
• Allow the set to warm up for approximately 15 minutes.
following values:
• Measure voltages and waveforms in relation to correct
– “Colour temperature”: “Normal”.
ground (e.g. measure audio signals in relation to
– All “White point” values to: “127”.
AUDIO_GND).
– “Red BL offset” value to “240” for HDMI source.
Caution: It is not allowed to use heatsinks as ground.
– “Green BL offset” value to “240” for HDMI source.
• Test probe: Ri > 10 M, Ci < 20 pF.
– “Red BL offset” value to “0” for VGA source.
• Use an isolated trimmer/screwdriver to perform
– “Green BL offset” value “0” for VGA source.
alignments.
In case you have a colour analyser:
6.1.1 Alignment Sequence • Measure with a calibrated contactless (max. 25 mm) colour
analyser in the centre of the screen. Consequently, the
Set the correct options: measurement needs to be done in a dark environment.
• In SAM, select “Options” and then “Option numbers” • Adjust the correct x, y coordinates (while holding one of the
• Fill in the option numbers for “Group 1” and “Group 2” White point registers R, G or B on 127) by means of
according to the set sticker (see also section 6.4 Display decreasing the value of one or two other white points to the
Option Settings). correct x, y coordinates (see Table 6-1). Tolerance: dx:
• Press “OK” on the remote control before the cursor is 0.004, dy: 0.004.
moved to the left • Repeat this step for the other colour temperatures that
• In submenu “Option numbers” select “Store” and press OK need to be aligned.
on the RC, or • When finished press “OK” on the RC and then press
• In main menu, select “Store” again and press OK on the RC STORE (in the SAM root menu) to store the aligned values
• Switch the stand to standby. to the NVM.
Warm the set up for >15 minutes. • Restore the initial picture settings after the alignments.
Put the set in SAM mode (see chapter 5. Service Modes, Error If you do not have a colour analyser, you can use the default
Codes, and Fault Finding). The SAM menu will now appear on values. This is the next best solution. The default values are
the screen. Select “RGB Align” and go to one of the sub menus. average values coming from production.
The alignments are explained below. • Select a “COLOUR TEMPERATURE” (e.g. “COOL”,
The following item can be aligned: “NORMAL”, or “WARM”).
• White point. • Set the White point “RED”, “GREEN” and “BLUE” default
values according to the values in Table 6-2.
To store the data: • When finished press OK on the RC, then press STORE (in
• Press OK on the RC before the cursor is moved to the the SAM root menu) to store the aligned values to the NVM.
left. • Restore the initial picture settings after the alignments.
• In main menu select “Store” and press OK on the RC.
• Press MENU on the RC to switch back to the main menu.
• Switch the set to stand-by mode.
For the next alignments, supply the following test signals via a
video generator to the RF input:
• EU/AP-PAL models: a PAL B/G TV-signal with a signal
strength of at least 1 mV and a frequency of 475.25 MHz
2011-Feb-18
EN 30 6. RAM1.0L LA Alignments
Table 6-2 White tone default settings 32" & 42" Dali sets
(3xxx series)
2011-Feb-18
Circuit Descriptions RAM1.0L LA 7. EN 31
7. Circuit Descriptions
Index of this chapter: 7.1.1 Implementation
7.1 Introduction
7.2 Power Architecture Key components of this chassis are:
7.3 MT8222 Video/Audio processor • MT8222 scaler
• HFT-8-13F2 (Argentina) tuner
Notes: • M3953M/M9370M (Argentina) saw filter
• Only new circuits (circuits that are not published recently) • TDA9885TS IF demultiplexer
are described. • TPA3101D2 audio amplifier
• Figures can deviate slightly from the actual situation, due • TL2428MC T-CON IC
to different set executions.
• For a good understanding of the following circuit 7.1.2 RAM1.0L LA Architecture Overview
descriptions, please use the wiring, block (see
chapter 9. Block Diagrams) and circuit diagrams (see
For details about the chassis diagrams refer to
chapter 10. Circuit Diagrams and PWB Layouts). Where
chapter 10. Circuit Diagrams and PWB Layouts. An overview
necessary, you will find a separate drawing for clarification. of the RAM1.0L LA architecture can be
found in Figure 7-1.
7.1 Introduction
(O p tional)
Aud io o ut
C VBS
H /P o ut
M ini-LVDS
M a in b o a rd
B /L IN V E R TE R 3V 3 A udio A m p
5 VDC 5V
D C/DC 1V 8
TCO N EEPR O M C lass-D
conversion 1V 2
TL2428MC 24C 04 (T P A 3101D 2) IF Deco d er
12 V D C 5V 0
C VBS TD A 9885
P /I b o a rd
EEPR O M
24C 32 Audio sw itch
An alo g
EDID EDID EDID HEF4052
T u n er
Power
Video &
control signal
Analogue Audio
X1 X1
H D M1I
H D M2I
C o m p onent
Audio in
C o m p onent
C o m p os ite
C o m p os ite
D-SU B
D-SU B
X2
USB
S-Vid eo
Aud io in
Aud io in
S-Vid eo
18930_210_100310.eps
100310
2011-Feb-18
EN 32 7. RAM1.0L LA Circuit Descriptions
TCON DC - DC CONVERSION
TUNER
DDR2 Scaler
Audio Amplifier
INPUT/OUTPUT CONNECTORS
Service
Connector
19000_200_100629.eps
100629
2011-Feb-18
Circuit Descriptions RAM1.0L LA 7. EN 33
AP1534SG
5VSB 1V0SB DVDD10
U2
+ CE4 + CE3
220uf/25V 220uf/25V RESET_MAX809STRG
U21
Power
Board IR/LED BD
AP1534SG TJ3965D
3V3SB 1V2SB R228
U4 U3 AVDD12_PLL
+ CE8 + CE7 + CE26
220uf/25V 220uf/25V 220uf/25V
R229
AVDD12_LVDS AVDD12_VPLL
R224
AVDD33_CVBS AVDD33_SIF AVDD33_DIG R230
AVDD12_USB AVDD12_HDMI
R225
AVDD33_XTAL R231
F1 I ≈ 725 mA AVDD12_DIG_RGB
5VSB R226
5VIN AVDD33_ADAC R234
AVDD12_MEMPLL
125V/3A R227
AVDD33_USB AVDD33_HDMI R235
AVDD12_RGB
R232
AVDD33_AADC
R233
AVDD33_LVDS
R236
AVDD33_REFP_AADC
R237
AVDD33_VGA
MOS_SSG4953 AP1084KL DDR_NT5TU32M16CG
FB18
3V3SW 1V8SW
Q28_1 U1 U22
+ CE7 + CE6
220uf/25V 220uf/25V
GPIO25
DRV602PWR R266
RVREF0
FB18
U26 VCC2IO_1
C87
10uf/10V
MOS_SSG4953 USB_TPS2041BDR VCC2IO_2
FB16 AT24C32CN
5VSW VCC2IO_3
Q28_2 U8
+ CE27 U20
100uf/25V
BAT54C AT24C02BN
VGA_5V
D5 U6
PI5C3257QE
U7
C87
10uf/10V
Gamma_MAX9668
MOS_RSS075P03 MAX17113ETL 16VTC
F3 I ≈ 843 mA PANEL_VDD U30
Q22 U34
+ CE7 VGL
63V/2A 220uf/25V
VGH
GPIO5
RT8250GSP
U32 H_VDD
19000_201_100629.eps
100629
2011-Feb-18
EN 34 7. RAM1.0L LA Circuit Descriptions
Debug PORT TX
RX
Reset
USB DM
USB USB DP
PRST# Circuit
Data Bus 1
LVDS
TCON T CON
RGB & H/V SY NC TL2428MC
U36
SIGNAL LCD PANEL
VGA Input VGA I 2C Channel 3 VGA I 2C
VGA EDID
EEPROM
U6
Channel Switch
74HC4052PW Channel 2
T-CON I 2C
Scaler UART
MT8222
U7
Channel 1 T-CON I 2C EEPROM Y6
AT24C32CN-SH-T CSTCE10M0G55
U29 10MHz
o o
o o AV1 IN
U17 DATA
DDR
SY 1 IN
AV1 Input SC1 IN NT5TU32M16CG-25C
AV1 L/R IN U22
Y 1 IN
PB1 IN
PR1 IN
CVI-1 Input IR_
KEY BD
Y PBPR1 L/R IN
ADIN 0
ADIN 0
IR BD
LED 2
Y 2 IN
PB2 IN
PR2 IN
CVI-2 Input
Y PBPR2 L/R IN
19000_202_100629.eps
100629
7.3.1 Signal paths The video signal is further processed by the MT8222 which
generates an LVDS signal to the TL2428 on-chip TCON which
RGB drives the LCD display.
Analogue RGB signals are transferred by the MT8222 to a The audio signal is further processed by the MT8222 and split
digital signal by the internal A/D converter. The MT8222 into two parts. One part drives the Stereo Line Driver “AUDIO
generates an LVDS signal to the TL2428 on-chip TCON which OUT” chain, the other part drives the CS4344 and the audio
drives the LCD display. amplifier.
HDMI
HDMI signals are further processed digitally by the MT8222.
The MT8222 generates an LVDS signal to the TL2428 on-chip
TCON which drives the LCD display.
Component Input
Component signals are processed by the MT8222. The
MT8222 generates an LVDS signal to the TL2428 on-chip
TCON which drives the LCD display.
Audio is separately processed by the MT8222 and further
processed by the CS4344 and then the audio amplifier.
RF Input
RF input signals are demodulated by the TDA9885 IF
demodulator and further processed by the MT8222. The signal
is then split into an video and an audio part.
2011-Feb-18
IC Data Sheets RAM1.0L LA 8. EN 35
8. IC Data Sheets
This section shows the internal block diagrams and pin
configurations of ICs that are drawn as “black boxes” in the
electrical diagrams (with the exception of “memory” and “logic”
ICs).
Block diagram
external reference signal
CVAGC(pos) VIF-PLL or 4 MHz crystal
filter
CAGC(neg) CBL
VIF2 2
SOUND TRAPS 17 CVBS
n.c. 1 VIF-PLL
4.5 to 6.5 MHz video output: 2 V (p-p)
[1.1 V (p-p) without trap]
TDA9885
8 AUD
SINGLE REFERENCE QSS MIXER audio output
SIF2 24 AUDIO PROCESSING
INTERCARRIER MIXER AND SWITCHES 5 DEEM
AND AM DEMODULATOR
SIF1 23
de-emphasis
network
MAD
6 AFD
CAGC
20 18 13 3 22 11 10 7 12 4
VP AGND n.c. OP1 OP2 SCL SDA DGND SIOMAD FMPLL
Pinning information
n.c. 1 24 SIF2
VIF2 2 23 SIF1
OP1 3 22 OP2
FMPLL 4 21 AFC
DEEM 5 20 VP
AFD 6 19 VPLL
TDA9885T
DGND 7 18 AGND
AUD 8 17 CVBS
TOP 9 16 VAGC
SDA 10 15 REF
SCL 11 14 TAGC
SIOMAD 12 13 n.c.
18930_300_100308.eps
100308
2011-Feb-18
EN 36 8. RAM1.0L LA IC Data Sheets
Block diagram
Analog Front End
CVBS / SV 8032
(8 ×) ADC 3D TVD
Main Path
(Customer) YPbPr ADC
External (2 ×) HDTVD MDDi DS
MUX
Switches ADC
VGAD PIP Path
VGA
DRAM
ADC
MDDi DS
HDMI × 3
Digital Path
OSD
Dithering DSP
18870_300_100211.eps
100616
2011-Feb-18
IC Data Sheets RAM1.0L LA 8. EN 37
Pinning information
18870_301_100211.eps
100305
2011-Feb-18
EN 38 8. RAM1.0L LA IC Data Sheets
Block diagram
PVCCR
PVCCR
VCLAMPR
PVCCR
VBYP
BSRN
VBYP
AVCC
AVCC
Gain
Gate
Drive ROUTN
RINN VClamp
Gain PWM Gen
Control Logic PVCCR
RINP
VBYP
BSRP
Gate
T Adj. Drive
GAIN0 Gain ROUTP
GAIN1 Control
8 Gain
FAULT SC PGNDR
Detect
VREG VCLAMPL
PVCCL
TLL Input
SHUTDOWN Buffer BSLN
TLL Input
MUTE Buffer Gate
Drive LOUTN
Gain
VBYP VClamp
Gen PVCCL
LINN
Gain PWM BSLP
Control Logic
LINP
Gate
Drive LOUTP
Gain PGNDL
AGND
Pinning information
SHUTDOWN
ROUTN
ROUTN
ROUTP
ROUTP
FA ULT
MUTE
B SRN
B SRP
AVCC
NC
NC
48 47 46 45 44 43 42 41 40 39 38 37
NC 1 36 NC
RINN 2 35 PVCCR
RINP 3 34 PVCCR
AGND 4 33 PGNDR
LINP 5 32 PGNDR
LINN 6 Exposed 31 VCLAMPR
NC 7 30 VCLAMPL
GAIN0 8 29 PGNDL
GAIN1 9 28 PGNDL
MSTR/SLV 10 27 PVCCL
SYNC 11 26 PVCCL
NC 12 25 NC
13 14 15 16 17 18 19 20 21 22 23 24
L OUTN
L OUTN
B SL N
VREG
NC
ROSC
NC
A GND
VB YP
B SL P
L OUTP
L OUTP
18930_301_100309.eps
100309
2011-Feb-18
IC Data Sheets RAM1.0L LA 8. EN 39
Frame Memory
SDRAM
Gate Gate in
(16Mbit)
Driver panel
2 2
TFT LCD ARRAY
SDA
SCL
EEPROM
Gate Gate in
(LUT)
Driver panel
16Kbit
n n
or 32Kbit
Pinning information
RMLVDS
GIP_EN
MPVDD
MPVDD
MLVDD
MLVDD
MLVDD
MLVDD
MLVDD
MPVSS
MPVSS
MLVSS
MLVSS
MLVSS
MLVSS
MLVSS
RLV0+
RLV5+
RLV1+
RLV2+
RLV3+
RLV4+
RLV6+
LLV2+
LLV0+
LLV4+
LLV6+
LLV1+
LLV3+
LLV5+
RLV0-
RLV2-
RLV3-
RLV4-
RLV5-
RLV1-
RLV6-
LLV0-
LLV2-
LLV4-
LLV6-
LLV1-
LLV3-
LLV5-
129
128
127
123
122
121
117
116
115
111
110
109
105
104
103
132
131
130
126
125
124
120
119
118
114
113
112
108
107
106
102
101
100
99
94
93
98
97
96
95
92
91
90
89
16
22
28
34
39
40
12
13
14
15
17
18
19
20
21
23
24
25
26
27
29
30
31
32
33
35
36
37
38
41
42
43
44
1
2
3
4
5
6
7
8
9
OGND
OVDD
PWM_TIN
PWM_TOUT
OPC_EN
CVDD
CGND
LGND
LVDD
R1AM
R1AP
R1BM
R1BP
LVDD
R1CM
R1CP
R1CLKM
R1CLKP
LGND
R1DM
R1DP
R1EM
R1EP
R2AM
R2AP
R2BM
R2BP
LVDD
R2CM
R2CP
R2CLKM
R2CLKP
LGND
R2DM
R2DP
R2EM
R2EP
CGND
CVDD
BIT_SEL
FSEL
RBF
OVDD
OGND
18850_305_100107.eps
100223
2011-Feb-18
EN 40 8. RAM1.0L LA IC Data Sheets
Personal Notes:
10000_012_090121.eps
090121
2011-Feb-18
Block Diagrams RAM1.0L LA 9. EN 41
9. Block Diagrams
Wiring Diagram (32")
WIRING DIAGRAM 32" DALI
CN4 CN5 (B03C) J6 (B10) J3 (B06) J10 (B11) J11 (B11) J2 (B01) J1 (B01)
1. N.C. 1. +12V 1. L+ 1. ADIN3 1. GND 1. GND 1. 12VIN 1. N.C.
2. PS ON/OFF 2. +12V 2. L- 2. GND | | 2. 12VIN 2. 12VIN
3. GND 3. GND1 3. R- 3. IR 19. 16VTC 36. 3V3TC 3. GND 3. GND
4. GND 4. GND1 4. R+ 4. LED2 20. 16VTC 37. 3V3TC 4. GND 4. GND
5. GND 5. BL ON OFF 5. 5VSB 21. H_VDD 38. GND 5. BL_ON 5. GND
6. +5V 6. DIM 6. LED1 22. H_VDD 39. H_VDD 6. BL_DIM 6. 5VIN
7. +5V 7. Boost 7. ADIN0 23. GND 40. H_VDD 7. BL_BOOST 7. 5VIN
8. +5V 8. N.C. 8. 5VSW 24. 3V3TC 41. 16VTC 8. N.C. 8. 5VIN.
9. +12V 9. POK 25. 3V3TC 42. 16VTC 9. POK 9. 12VIN
10. GND 10. N.C. | | 10. N.C. 10. GND
11. N.C. 11. N.C. 60. GND 60. GND 11. N.C. 11. N.C.
12. N.C. 12. N.C.
8561
8560
1316
1P3
8P12
CN5
J10 J11 J2 J1
8Z02
60P 60P 8P12 9P11
8Z01
9P11
CN4
HIGH VOLTAGE SSB
B (1150)
MAIN POWER SUPPLY
1319
1P3
IPB PLHF-A961A
(1005)
TUNER
SHIELDING
KEYBOARD CONTROL
6P8
J3
SVHS
USB
TO BACKLIGHT
TO BACKLIGHT
(1114)
4P
J6
CN1
VGA
HDMI
HDMI
4P
J1
MAINS CORD
8191
8113
8126
LOUDSPEAKER RIGHT LOUDSPEAKER LEFT
CN2 LCD DISPLAY CN1
(5213) (5213)
(1004)
J2 J1 IR / LED BOARD
4P 6P8 (1112)
18930_400_100310.eps
100723
2011-Feb-18
Block Diagrams RAM1.0L LA 9. EN 42
CN4 CN5 (B03C) J6 (B10) J3 (B06) J10 (B11) J11 (B11) J2 (B01) J1 (B01)
1. N.C. 1. +12V 1. L+ 1. ADIN3 1. GND 1. GND 1. 12VIN 1. N.C.
2. PS ON/OFF 2. +12V 2. L- 2. GND | | 2. 12VIN 2. 12VIN
3. GND 3. GND1 3. R- 3. IR 19. 16VTC 36. 3V3TC 3. GND 3. GND
4. GND 4. GND1 4. R+ 4. LED2 20. 16VTC 37. 3V3TC 4. GND 4. GND
5. GND 5. BL ON OFF 5. 5VSB 21. H_VDD 38. GND 5. BL_ON 5. GND
6. +5V 6. DIM 6. LED1 22. H_VDD 39. H_VDD 6. BL_DIM 6. 5VIN
7. +5V 7. Boost 7. ADIN0 23. GND 40. H_VDD 7. BL_BOOST 7. 5VIN
8. +5V 8. N.C. 8. 5VSW 24. 3V3TC 41. 16VTC 8. N.C. 8. 5VIN.
9. +12V 9. POK 25. 3V3TC 42. 16VTC 9. POK 9. 12VIN
10. GND 10. N.C. | | 10. N.C. 10. GND
11. N.C. 11. N.C. 60. GND 60. GND 11. N.C. 11. N.C.
12. N.C. 12. N.C.
8561
8560
CN3
1P3
8P12
CN5
J10 J11 J2 J1
9P11
CN4
8Z02
8Z01
HIGH VOLTAGE 60P 60P 8P12 9P11
TUNER
KEYBOARD CONTROL
8P
8126 SHIELDING
J3
SVHS
CN1
USB
4P
J6
(1114)
8126
VGA
HDMI
HDMI
TO BACKLIGHT
TO BACKLIGHT
4P
J1
MAINS CORD
8191
8113
18930_401_100310.eps
100723
2011-Feb-18
Block Diagrams RAM1.0L LA 9. EN 43
Block Diagram
(O p tional)
Aud io o ut
C VBS
H /P o ut
M ini-LVDS
M a in b o a rd
B /L IN V E R TE R 3V 3 A udio A m p
5 VDC 5V
D C/DC 1V 8
TCO N EEPR O M C lass-D
conversion 1V 2
TL2428MC 24C 04 (T P A 3101D 2) IF D eco d er
12 V D C 5V 0
C VBS TD A 9885
P /I b o a rd
EEPR O M
24C 32 Audio sw itch
A n alo g
EDID EDID EDID HEF4052
T u n er
Power
Video &
control signal
Analogue Audio
X1 X1
H D M1I
C o m p onent
H D M2I
Audio in
C o m p onent
C o m p os ite
C o m p os ite
D-SU B
D-SU B
X2
USB
S-Vid eo
Aud io in
Aud io in
S-Vid eo
18930_402_100311.eps
100311
2011-Feb-18
Circuit Diagrams and PWB Layouts RAM1.0L LA 10. EN 44
3
6 0.1uF/16V
5VIN
7 Q1 2 UP34 8 C5 NC_0.1uF/16V 2 7 L1 C14 NC_0.1uF/16V 2 7 L2
NC_MMBT3904LT1G EN Vss 22 uH/1.7A EN Vss 22 uH/1.7A
8
9 R7 3 6 1 2 3 6 1 2
12VIN
1
NC_4K7 R9 5K6 OCSET Output R23 5K6 OCSET Output
10
11 4 VCC Output 5 4 VCC Output 5
C462 C463 TP12 TP13 CE3 CE7
W200_11 0.1uF/25V 0.1uF/25V 470uF_25V C6 470uF_25V C15
0603C 0603C + ECD10 0.1uF/16V + ECD10 0.1uF/16V
C7 CE4 C8 D2 C16 CE8 C17 D3
0.1uF/16V 220uF/25V TP32 0.1uF/25V B340A-13-F 0.1uF/16V 220uF/25V TP27 1uF/25V B340A-13-F
J2 12VIN
2R00-LOCK-12M
1 TP1 TP2 TP3
TP8 TP10 TP9 TP24 3V3SW U1
2
3 AP1084KL-13
4 5VIN FB1 F1 5VSB 12VIN FB2 F2 12VSW 3V3SW 4 FB21 1V8SW
ADJ TP57
5 BL_ON 80 ohm/4A 125V/3A 80 ohm/4A 125V/5A D1 80 ohm/4A
6 BL_DIM NC_RED KPH-1608EC 3 2
IN OUT
7 BL_BOOST
8 R32 100 TO263
TP31
9 POK 8 R6
R28 R29 R33 R34 ADJ 2K7_F
10
11 NC_1K NC_1K 1K 1K R11
1
12 C20 1206R 1206R NC_1K
0.1uF/16V + CE2
W200_12 TP4 C2 CE6 470uF_25V C3
TP51
0.1uF/16V 220uF/25V R10 ECD10 0.1uF/16V
1K2_F
3V3SB
TP56
TP40 TP39
S
BL_ON RV38 TJ3965D-ADJ
R15 100 2 7 3V3SW R13 4K7 1 8
PMOS
EN GND
3
R18 4K7 2 7
Q2 EGA1-0603-V05-B VIN GND
8 UP35 2 3V3SB 3 6 3 VOUT BP 6
S
MMBT3904LT1G C9 0603R 4 5
0.1uF/16V FB18 R17 1K5_F ADJ GND
4 5
1
80 ohm/4A C257
0.1uF/25V R292 R291 R298 R297 CE26
3V3SB 1K 1K 1K 1K C10 470uF_25V C11 R20 R21 TP471 TP472
TP19 TP38
0.1uF/16V ECD10 0.1uF/16V 15K_F NC_4K7 C12
3V3SW 0603R NC_0.022uF/16V
TP37
R286 R288 D23
10K 470K 1N4148WS-7-F
R294 TP42
TP474 4K7 3V3SW
TP41
R24
3
1K R290 4K7
R25 TP20 R26 100 Q27
8 GPIO25 2
NC_4K7 PWM_TIN 12 MMBT3904LT1G R30
5VSW 5VSW 5VSW 1K
1
3
S1 S2 S3 S4 S5
NC_SCREW-HOLE_8 NC_SCREW-HOLE_8 NC_SCREW-HOLE_8 NC_SCREW-HOLE_8 NC_SCREW-HOLE_8
R590 0
PWM_TIN BL_DIM
3V3SB
1
2
3
5
6
7
8
1
2
3
5
6
7
8
1
2
3
5
6
7
8
1
2
3
5
6
7
8
1
2
3
5
6
7
8
R245
S6 S7 NC_1K
NC_SCREW-HOLE_8 NC_SCREW-HOLE_8 S8 S9 S10
R357 NC_100
12 PWM_TOUT BL_DIM
1 2 1 2 1 2
C258
SCREW-H2 SCREW-H2 SCREW-H2 TP475 330pF/50V
1
2
3
5
6
7
8
1
2
3
5
6
7
8
2 2010-01-05
Power
0171 2271 3203
18930_500_100301.eps
100301
2011-Feb-18
Circuit Diagrams and PWB Layouts RAM1.0L LA 10. EN 45
SSB: AV Input
AV Input
B02 B02
TP205 TP223 TP200 TP218
C21 C22
R35 1 4700pF/50V R36 1 4700pF/50V
TP240
TP243
TP246
TP249
TP251
TP239
TP236
TP232
TP230
TP229
TP269
TP266
TP263
TP261
TP259
SOY0 8 SOY1 8
TP250 TP206 TP224 TP228 TP201 TP219 P3 TP258 TP210
P1 P2 G2
G-B-R-W-R R39 R37 C23 G-B-R-W-R R38 R40 C24 G1 R42 C25
11 80 ohm/0.4A 68R1_F 0.01uF/25V 11 80 ohm/0.4A 68R1_F 0.01uF/25V 2 R41 0 100_F 0.047uF/25V 12VSW
10 Y0P 8 10 Y1P 8 4 CVBS3P 8
12 12 6
G G
C Y
R43 C26 TP207 TP225 R44 C27 TP202 TP220 R45 C28 R89
8 8 5
9 RV1 75_F 15pF/50V 9 RV2 75_F 15pF/50V 3 RV3 75_F 47pF/50V 10K
EGA1-0603-V05-B C29 EGA1-0603-V05-B C30 1 EGA1-0603-V05-B
6 R46 1 0.01uF/25V 6 R47 1 0.01uF/25V 9
TP211 MUX_CTLA
7 COM0 8 7 COM1 8 8 TP342
7
TP248 TP208 TP226 TP231 TP203 TP221 TP260 R49 C31
4 4
3
5 5 10 R48 0 100_F 0.047uF/25V R94 10K
2 R50 R51 C32 2 R52 R53 C33 11 CVBS2P 8 8 INT0_ 2 Q4
1 80 ohm/0.4A 68R1_F 0.01uF/25V 1 80 ohm/0.4A 68R1_F 0.01uF/25V MMBT3904LT1G
3 PB0P 8 3 PB1P 8 12
1
13 R54 C34
RV4 75_F 47pF/50V
R55 C35 R56 C36 EGA1-0603-V05-B TP348 TP344
RV5 75_F 15pF/50V RV6 75_F 15pF/50V
EGA1-0603-V05-B EGA1-0603-V05-B RCA(YWR)+S TP212
3
R66 1K R95 10K
TP244 TP235
AV0_L 8 PWM3 2 Q5
R67 1K R68 1K MMBT3904LT1G
COMP0_L COMP1_L C43
1
10uF/10V
C45 C46 C44 RV10 R69
10uF/10V 10uF/10V 1000pF/50V EGA1-0603-V05-B 47K
TP349 TP345
C48 RV11 R70 C50 RV12 R71
1000pF/50V EGA1-0603-V05-B 47K 1000pF/50V EGA1-0603-V05-B 47K TP267
TP272
R92 R627
4K7 4K7
1
R106 4K7
2 Q6 IR_ 7,8
TP273 MMBT3906LT1G
3
R96 4K7
3
2 Q38
TP606
MMBT3904LT1G
1
C282 C283 R80 R81 R82 R83 R84 R85 R86 R87 C72 D33
15pF/50V 150pF/50V 47K 47K 47K 47K 47K 47K 47K 47K 0.1uF/25V MMSZ5234B-7-F
TP351 TP288 TP287 TP274 TP350 TP341 TP339 TP340
C280 C281 TP346
C61 150pF/50V 15pF/50V TP276 TP275 U5 C63
10uF/10V CD4052BNSR 10uF/10V R88 20K_F
8 AR2 COMP0_R 12 13 0402R AIN_R 8
TP285 TP279 AL2 8 X0 X
0603R 0603R U26 0603R 0603R COMP1_R 14
R405 20K_F R406 68K_F DRV602PWR R407 68K_F R408 20K_F C67 AV0_R X1
TP270 15 X2 Y 3
P4 10uF/10V 4 VGA_R 11
W-R R79 100 X3 C64
1 +INR +INL 14
2 LINEOUTL R409 C284 C285 R410 COMP0_L 1 10uF/10V R91 20K_F
68K_F 15pF/50V 15pF/50V 68K_F COMP1_L Y0 0402R
4 2 13 5 AIN_L 8
0603R -INR -INL 0603R AV0_L Y1
5 2
LINEOUTR LINEOUTL Y2
3 OUTR OUTL 12 TP277 4 VGA_L 4
C62 RV16 TP286 Y3
3
GND
4K7 1N4148WS-7-F TP283 VEE
IR_OUT 7 7 CN
8 TP280 16
CP D38 VDD
R403 100 1N4148WS-7-F
8
R107 100 C275 C276 C277 C66
TP289
LINEOUTR 1uF/25V 1uF/25V 10uF/10V C65 10uF/25V
TP271 0.1uF/25V 1206C
TP290
C279
3
1uF/25V
C68 RV17 2 Q31
11 LINE_MUTE
1000pF/50V EGA1-0603-V05-B R404 4K7 MMBT3904LT1G TP284 TP282 TP281
1
FB19 0805L
W125s_5A
NC_120 ohm/0.5A
1 LINEOUTL
2
3 LINEOUTR
4 12VSW
5
C458 C459 C460
1000pF/50V 1000pF/50V 0.1uF/25V
0402C 0402C 0603C
P2
2 2010-01-05
AV Input
0171 2271 3203
18930_501_100301.eps
100301
2011-Feb-18
Circuit Diagrams and PWB Layouts RAM1.0L LA 10. EN 46
3
3 VGA_SCL R119 100 VGA_SCL_EDID
TP194 A2 SCL 6 VGA_SDA R120 100 VGA_SDA_EDID
4 GND SDA 5 2 GPIO24 8
D4
VGA_SCL 8
BAT54C VGA_5V R121 4K7
VGA_SDA 8
1
RV21 1 TP166 TP165 TP183
TP156
EGA1-0603-V05-B 3 JP1
2 C78 C79 C80 1
R144 510 R145 22 0.1uF/16V 22pF/50V 22pF/50V 2 TP189
VSYNC_IN VSYNC 8 TP159 TP160 TP192
D5 C75 2_54 R356 4K7
RV22 BAV99 0.1uF/16V 2R54-1x2M
EGA1-0603-V05-B 2 R146 C93
3 2K2 5pF/50V
1
TP602
TP603
TP190
TP163
TP174
P2
P6
TP193
ZDAFA1-C5L0-4F
DSUB_15V U7
74HC4052PW
VGA_SCL_IN 15 TP170 TP184 TP195 TP213 VGA_SDA_IN
5 12 X0 X 13
10 12 VGA_SDA_TCON 14 X1
VSYNC_IN 14 4 C76 VGA_5V 15 3 VGA_SCL_IN
7 TXD0R X2 Y
9 R115 80 ohm/0.4A R116 100_F 0.01uF/25V VGA_PIN4 11
TP596 X3
HSYNC_IN 13 3 BP 8 VGA_SDA_EDID
8 D37 1
VGA_SDA_IN 12 MMSZ5237B-7-F R621 TP597 Y0
2 12 VGA_SCL_TCON 5 Y1
R118 C77 TP196 TP214 4K7
7 7 RXD0R 2 Y2 TP161
VGA_PIN11 11 1 RV23 75_F 5pF/50V 4
TP598 Y3
6 EGA1-0603-V05-B C81 R622 100 VGA_SCL_EDID
R122 1 4700pF/50V TP600
TP599 10 A
SOG 8 R623 9
1K B
P1
3
TP185 TP197 TP215 R624 4K7 C452 6 EN
2 Q36 0.1uF/16V
TP186
VGA_PIN4 C82 MMBT3904LT1G 7
GND
R123 80 ohm/0.4A R124 100_F 0.01uF/25V VEE
VGA_5V 16
1
VDD
GP 8
C453 R625 C87 C88 TSSOP16
8
RV24 0.1uF/16V 1K 10uF/10V 0.1uF/16V
TP198 TP216 TP601
EGA1-0603-V05-B R125 C259 0805C 0402C
RV25 75_F 5pF/50V
EGA1-0603-V05-B C84
R126 100_F 0.01uF/25V
COM 8
TP188 TP199 TP217 VGA_5V
TP187 /EN B A Channel Function
C85 VGA_PIN11
TP169 TP164 L L L 0 N/A
R127 80 ohm/0.4A R128 100_F 0.01uF/25V
RP 8 D6 L L H 1 T-CON I2C
MMSZ5237B-7-F R129 TP162
4K7 L H L 2 Scaler UART
R130 C86 L H H 3 VGA EDID
TP172
RV26 75_F 5pF/50V R132 100
EGA1-0603-V05-B TP191 H X X none
TP173
R131
1K
3
R133 4K7 C89
2 Q8 0.1uF/16V
MMBT3904LT1G
1
TP254 TP255
C90 R134
TP252 GPIO9 8
0.1uF/16V 1K
TP171
R135 100
8 GPIO10 R136
100
TP256
TP253
U8 5VSW
R140 4K7 TPS2041BDR R141 4K7
5 OC EN 4
P5 TP389 TP390 TP396 TP391
6 OUT IN 3
7 2 SMDECF WTJ-035-28ZSA0
8
2 2010-01-05
VGA Input
0171-2271-3203
18930_502_100301.eps
100301
2011-Feb-18
Circuit Diagrams and PWB Layouts RAM1.0L LA 10. EN 47
R181 R182
1K 1K
R183 100K R184 100K
Q14 Q15
MMBT3904LT1G MMBT3904LT1G
3
TP145 R187 1K TP151 R188 1K
2 UP33 8 2 UP30 8
P2
P1
P2
P1
P8 RV31 EGA1-0603-V05-B P9 RV32 EGA1-0603-V05-B
1
1
19 TP177 TP178 19 TP180 TP179
18 RV33 EGA1-0603-V05-B 18 RV34 EGA1-0603-V05-B
17 17
16 HDMI1_SDA R185 NC_4K7 16 HDMI2_SDA R186 NC_4K7
15 HDMI1_SCL 15 HDMI2_SCL
TP144 TP150
14 14
13 CEC_IN U11 13 CEC_IN U12
TP142
12 1 10 RX2_CB 8 12 1 10 RX1_CB 8 3V3SB
L1 NC4 L1 NC4
11 2 NC1 L2 9 RX2_C 8 11 2 NC1 L2 9 RX1_C 8
10 3 Vcc GND 8 10 3 Vcc GND 8
1
9 4 L3 NC3 7 RX2_0B 8 9 4 L3 NC3 7 RX1_0B 8
8 5 6 RX2_0 8 8 5 6 RX1_0 8 D15
NC2 L4 NC2 L4
7 7 BAT54C
6 RClamp0524P 6 RClamp0524P
5 5
3
4 ESD_SLP2510P8 4 ESD_SLP2510P8
3 3
2 2 R193
1 U13 1 U14 27K
1 L1 NC4 10 RX2_1B 8 1 L1 NC4 10 RX1_1B 8
2 9 RX2_1 8 2 9 RX1_1 8 R195 100
P3
P3
NC1 L2 NC1 L2 CEC_IN
3 Vcc GND 8 3 Vcc GND 8 HDMI_CEC 8
R300 4 7 RX2_2B 8 R301 4 7 RX1_2B 8
4K7 L3 NC3 4K7 L3 NC3
5 NC2 L4 6 RX2_2 8 5 NC2 L4 6 RX1_2 8
RClamp0524P RClamp0524P RV35 C127
EGA1-0603-V05-B 47pF/50V
ESD_SLP2510P8 ESD_SLP2510P8
HDMI1_5V HDMI2_5V
R604 NC_0
MTK suggestion
2 2010-01-05
HDMI Input
0171-2271-3203
18930_503_100302.eps
100302
2011-Feb-18
Circuit Diagrams and PWB Layouts RAM1.0L LA 10. EN 48
SSB: RF Tuner
RF Tuner
B05 B05
IF_TUNER IF_TUNER
TP328
C95 C94
L3 0.01uF/25V 0.01uF/25V
NC_10 uH/140mA TP316
1 2 TP320 TP331 TUNER_VCC
TUNER_VCC TUNER_VCC
R285 NC_10 R303 NC_10K
TP338
12VSW
TP337 U9 R283 R284 TP319 R151 R149 D7 D8 R606 R152 R150 C96
R458 33 R464 33 KIA7805AF NC_10K NC_6K8 NC_10K NC_6K8 NC_1SS356 NC_1SS356 0 NC_22K NC_6K8 NC_0.1uF/16V
R459 33 R465 33 TUNER_VCC Q29 D20
FIX TP321
R460 33 R462 33 NC_MMBT3904LT1G NC_1SS356 Q10
R461 33 R463 33 1 3 TP315 NC_MMBT3904LT1G
IN OUT TP318
R598 0
3
TO252
+ + TP317
2 2
C97 CE16 GND CE17 C98
1
0.1uF/25V 100uF/25V 100uF/25V 0.1uF/16V R281 R155
2
1
NC_220K R280 SAW1 NC_220K R156 R607 SAW2 D9
NC_680K VIF(M3953-M100) NC_680K 0 SIF(M9370-M100) NC_1SS356
0402R
3
U10
TDA9885TSV5
TP336
5
TP298 1 24 TP311
D10 TUNER_VCC VIF1 SIF2
TP335 1N4148WS-7-F R157 24K
TP300 TP304
T1 TP297 TP295 TP299 TP294
2 23
HFT-8B VIF2 SIF1
SCL 6
0.22uF/25V CE19
TP296 8
R163 33 6 19 100uF_25V C107
SDA_TUNER AFD VPLL C106 SMDECF 0.1uF/16V
TH1 5
TH1 SDA 1500pF/50V
TP334 TP307
R162 C104 C109
TH2 TUNER_VCC 5K6 0.01uF/25V 0.47uF/16V 7 18
TH2 FB5 C108 C110 DGND AGND
120 ohm/0.5A 47pF/50V 47pF/50V
TP303
3
TH3 7 R164 470_F Q12
TH3 +5V XUGUAUNG suggest 22pF ---> 47pF C111 1000pF/50V MMBT3904LT1G TP327 R165
8 17 2
TP293 AUO CVBS NC_4K7
NC 3
TH4 CE20 R168 1K R166
1
TH4 TP308
3
8
8 100uF_25V C112 NC_75_F R167 NC_10
NC SMDECF 0.1uF/16V C269 NC_1000pF/50V 9 C113 0.47uF/16V Q13 TP325
TOP VAGC 16 2
+
10 TP313 NC_MMBT3904LT1G
NC Y1 CE21
1
11 R601 4MHz NC_100uF/25V R172 100_F R173 100_F
NC SDA_TUNER R169 33 NC_12K TP292 10 C114 4.7pF_50V smdecd R171
SDA 15 TCVBS_P 8
REF 0402C NC_33K TP326
NC 12 TP314
R170
TP323 TP322 TP302 TP301
2 IF_TUNER NC_220
IF SCL_TUNER R174 33 AGC_TUNER R176 R177 C115
11 14
SCL TAGC R175 100 NC_75_F 100_F 47pF/50V
C118 R179 1
TP309
R178 0.01uF/25V TCVBS_N 8
NC_75_F C116 C117 8 MPX2_P 12 13
22pF/50V 22pF/50V SIOMAD NC C119 C260
XUGUAUNG suggest NC 0.01uF/25V NC_10uF/10V
TP379
TP401 TP324
R180
C120 NC_75_F
0.01uF/25V
I2C ADDRESS: 8 MPX2_N
2
2
HFT-8-13F2 Video IF M3953-M100 HW_SCL R618 100 SCL_TUNER HW_SDA R617 100 1 3 SDA_TUNER
Argentina 8
0402R
1 3 8
0402R
S
S
098001041230 Q11 Q9
Sound IF M9370-M100 2N7002 2N7002
2 2010-01-05
RF Tuner
0171-2271-3203
19000_500_100629.eps
100629
2011-Feb-18
Circuit Diagrams and PWB Layouts RAM1.0L LA 10. EN 49
5VSW 5VSB
FB6 FB7
120 ohm/0.5A 120 ohm/0.5A
TP64 TP61
1
2 R207 4K7
3 R206 100 2 Q16 IR_OUT 3
4 R209 100 LED2 MMBT3906LT1G R443 R441
3
5 R203 4K7 NC_10K NC_10K
3
6 R210 100 LED1 2 Q37
TP69 TP353
7 R212 100 ADIN0 8 MMBT3904LT1G LED1
8 TP66 TP604 TP356
1
R214 681_F R202 R448
REG3V3
3
W200_8 4K7 NC_10K
8 GPIO20 2 Q33 C296
TP605
C131 C132 C133 C134 C135 C136 C137 NC_MMBT3904LT1G NC_0.1uF/16V
1uF/25V 1uF/25V 1000pF/50V 1000pF/50V 1000pF/50V 1000pF/50V 1000pF/50V
1
TP70 TP71
3V3SB
TP17
3V3SB 12VIN 3V3SB
R454 R452
NC_10K NC_10K
3
PH_2SJ1535 1 0402R 0402R R211 100 R456 10K
R 3 R220 100 TP15 2 Q35 C299
RXD0 8 TP16 PWR_DOWN 8 8 GPIO23
5 0603R MMBT3904LT1G NC_0.1uF/16V
4
1
3
L 2 R222 100 R215
TXD0 8 TP14
0603R 1K 2 Q17
MMBT3904LT1G
1
3
2 Q18 D18
TP415 TP416
MMBT3904LT1G NC_MMSZ5226B
1
R216 C138
3V3SB 1K 0.22uF/25V
R612 R613
4K7 4K7
0402R 0402R
TP425
R614 NC_100
TP175 RXD1 8 J4
0603R
2R00_1X4M 3V3SB
R615 NC_100 1
TP176 TXD1 8
0603R 2
3 R221 22 TXD0 8
RV36 RV37 4 R223 22 RXD0 8
EGA1-0603-V05-B EGA1-0603-V05-B
0603VAR 0603VAR TP420 TP421 TXD0R 4
RXD0R 4
TP426
2 2010-01-05
Keyboard/LED/IR Interface
0171-2271-3203
18930_505_100302.eps
100302
2011-Feb-18
Circuit Diagrams and PWB Layouts RAM1.0L LA 10. EN 50
SSB: MT8222
MT8222
B07 B07
TP419
TP417
BL ON 1V0SB
R239
NC_100 U38 TP378
TP418
AP1117EL-13
TP414 C255 4 C139 C140 C141 C142 C143 C144 C145 C146 C147
ADJ
0.01uF/25V 10uF/10V 0.1uF/16V 0.1uF/16V 0.1uF/16V 0.1uF/16V 0.1uF/16V 0.1uF/16V 0.1uF/16V 0.1uF/16V
3,7
10
12
10
10
10
10
10
10
10
10
10
10
10
10
10
10
10
10
10
10
10
10
10
10
10
10
10
3 2
4
4
2
2
5
5
7
7
3
5VSB IN OUT REG3V3
AVDD12_LVDS
2
AVDD33_LVDS
AVDD33_LVDS
AVDD12_VPLL
SOT223
GPIO10
SPI_SCK
GPIO6
+ +
SPI_CS0
R609
PWM3
GPIO9
GPIO4
GPIO2
GPIO0
RXD0
OCKN
SPI_SO
OCKP
ECKP
TXD0
INT0_
ECKN
UP35
UP34
UP33
UP30
1V0SB
PRST#
SPI_SI
POK
O0N
O1N
O2N
O3N
O4N
PWM2
CE35 ADJ 110_F CE36
O0P
O1P
O2P
O3P
O4P
E0P
E1P
E2P
E3P
E4P
E0N
E1N
E2N
E3N
E4N
IR_
1V0SB
VDD33
VDD33
100uF/25V 0603R 100uF/25V
1
3V3SB AVDD33_CVBS 3V3SB AVDD33_XTAL REG3V3 AVDD33_ADAC
TP352 R224 0 R225 0 R226 0
R610
TP402 TP403 TP375
180_F
128
127
126
125
124
123
122
121
120
119
118
117
116
115
114
113
112
111
110
109
108
107
106
105
104
103
102
101
100
U17 0603R
99
98
97
96
95
94
93
92
91
90
89
88
87
86
85
84
83
82
81
80
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65
MT8222AMMU/A C163 C164 C165 C166
0.1uF/16V 0.1uF/16V 10uF/10V 0.1uF/16V
GPIO11
GPIO10
GPIO9
GPIO8
GPIO7
GPIO6
GPIO5
GPIO4
GPIO3
GPIO2
GPIO1
GPIO0
VDD33_2
DVDD10_3
DVDD10_3
AVDD12_VPLL
DVDD10_4
VDD33_1
UP35
UP34
UP33
UP31
UP30
TXD0
RXD0
IR_
INT0_
SPI_CS1
SPI_CS0
O0N
O1N
O2N
PRST#
OCKN
O3N
O4N
E0N
E1N
E2N
ECKN
E3N
E4N
PWM3
PWM2
SPI_SI
SPI_SO
O0P
O1P
O2P
AVDD33_LVDSA
OCKP
O3P
O4P
AVDD12_LVDS
E0P
E1P
E2P
AVDD33_LVDSB
ECKP
E3P
E4P
TP
SPI_SCK
ICE
257
EPAD_GND
VGA_SCL
AVDD12_HDMI_3
AVDD12_RGB
AVDD33_VGA
GPIO6R 11
AVDD33_USB
AVDD12_USB
R619 R620
HDMI_SDA2
HDMI_SDA1
HDMI_SDA0
HDMI_SCL2
HDMI_SCL1
HDMI_SCL0
HDMI_CEC
USB_DM1
PWR5V_2
PWR5V_1
PWR5V_0
USB_VRT
USB_DP0
USB_DP1
RX2_CB
RX1_CB
RX0_CB
0402R 0402R
RX2_0B
RX2_1B
RX2_2B
RX1_0B
RX1_1B
RX1_2B
RX0_0B
RX0_1B
RX0_2B
HSYNC
VSYNC
RA[0:12] 9
RX2_C
RX1_C
RX0_C
RX2_0
RX2_1
RX2_2
RX1_0
RX1_1
RX1_2
RX0_0
RX0_1
RX0_2
COM1
COM0
SOY1
SOY0
SPI_SO SPI_SOR
PR1P
PR0P
PB0P
COM
SOG
Y0P
R229 0 R230 0
GP
RP
BP
RDQM[0:1] 9
VGA_SCL SPI_SI R243 100 SPI_SIR RBA[0:1] 9 TP404
RCLK0# 9
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
AVDD12_DIG_RGB
AVDD33_HDMI
AVDD12_HDMI
1V0SB
AVDD33_USB
AVDD12_USB
RRAS# 9
SPI_SI R246 NC_10K RCS# 9
COM1
COM0
RP
GP
Y1P
PB1P
PB0P
COM
HDMI_SCL2
PWR5V_1
HDMI_SCL1
HSYNC
PR0P
RX2_0
RX2_1
RX2_2
HDMI_SDA1
RX1_0
RX1_1
RX1_2
SOG
RX2_0B
RX2_1B
RX2_2B
RX1_0B
RX1_1B
RX1_2B
BP
RX2_C
RX1_C
RX2_CB
RX1_CB
PR1P
USB_DM0
Y0P
SOY1
USB_DP0
PWR5V_2
SOY0
VSYNC
HDMI_CEC
5
5
5
5
5
5
5
5
5
5
5
5
5
5
5
5
5
5
5
5
5
5
5
4
4
4
4
4
4
4
3
3
3
3
3
3
3
3
3
3
0.1uF/16V 0.1uF/16V
3V3SW C184
0.1uF/16V
TP411
VDD33 R251 R252 R253
10K 10K 10K 3V3SB AVDD33_VGA
R256 U20 TP363 TP359 TP358 TP357 R237 0
5K11_F AT24C32CN-SH-T
TP405
1 8
R259 R260 TP362 U21 A0 VCC
2 7
10K 47K NC_MAX809STRG
VDD33 A1 WP R254 100 HW_SCL C187
3 A2 SCL 6
1 4 5 R255 100 HW_SDA 0.1uF/16V
TP365 R261 NC_0 GND GND SDA
VCC 3
1V0SB PRST# 2
nRESET C194 C195 C196
AVDD33_ADAC 0.1uF/16V 22pF/50V 22pF/50V
Q20
3
R265 R258
C200 C201 C202 C203 R264 9K1_F NC_10K
10uF/10V 0.1uF/16V 4.7uF/10V 0.1uF/16V 1K 2 2010-01-05
MT8222
0171-2271-3203
18930_506_100302.eps
100302
2011-Feb-18
Circuit Diagrams and PWB Layouts RAM1.0L LA 10. EN 51
C204 C205 C206 C207 C208 C209 C210 C211 C212 C213 C214 C215 C216 C217 C218
10uF/10V 0.1uF/16V 0.1uF/16V 0.1uF/16V 0.1uF/16V 0.1uF/16V 0.1uF/16V 0.1uF/16V 3300pF/50V 3300pF/50V 3300pF/50V 3300pF/50V 3300pF/50V 3300pF/50V 3300pF/50V
U22
1V8SW 1V8SW
RDQ6 G8 M8 A0R
RDQ2 DQ0 A0 A1R
G2 DQ1 A1 M3
RDQ4 H7 M7 A2R
R269 RDQ0 DQ2 A2 A3R
H3 DQ3 A3 N2
R266 1K RDQ1 H1 N8 A4R
1K_F RDQ7 DQ4 A4 A5R
H9 DQ5 A5 N3
RVREF0 RDQ3 F1 N7 A6R
RODT RDQ5 DQ6 A6 A7R
F9 DQ7 A7 P2
RDQ13 C8 P8 A8R
RDQ10 DQ8 A8 A9R
C2 DQ9 A9 P3
RDQ15 D7 M2 A10R
R268 RDQ8 DQ10 A10/AP A11R
D3 DQ11 A11 P7
R267 C219 C220 C221 NC_1K RDQ9 D1 R2 A12R
1K_F 10uF/10V 0.1uF/16V 3300pF/50V RDQ14 DQ12 A12
D9 DQ13 NC/A13 R8
RDQ11 B1 R3
RDQ12 DQ14 NC/A14
B9 DQ15 NC/N15 R7
A2 L2 BA0R
NC BA0 BA1R
E2 NC BA1 L3
RDQS1 B7 L1
UDQS NC/BA2 CLK0R
A8 UDQS CK J8
RDQS0 F7 K8 CLK0#R
LDQS CK CS#R
E8 LDQS CS L8
R270 22 RDQM1 B3 L7 CAS#R
RN1 22 RCKE CKER RDQM0 UDM CAS RODT
F3 LDM ODT K9
RA3 A3R RVREF0 J2 K7 RAS#R
RA2 A2R CKER VREF RAS WE#R
K2 CKE WE K3
RA1 A1R 1V8SW A1 A3
RA0 A0R VDD VSS
A9 VDDQ VSSQ A7
R271 22 C1 B2
RCLK0 CLK0R VDDQ VSSQ
C3 VDDQ VSSQ B8
C7 VDDQ VSSQ D2
RN2 22 C9 D8
RA4 A4R VDDQ VSSQ
E1 VDD VSS E3
RA5 A5R R272 E9 E7
RA6 A6R 100_F VDDQ VSSQ
G1 VDDQ VSSQ F2
RA7 A7R G3 F8
R273 22 VDDQ VSSQ
G7 VDDQ VSSQ H2
RCLK0# CLK0#R G9 H8
VDDQ VSSQ
J1 VDDL VSS J3
RN3 22 J9 J7
RA8 A8R VDD VSSDL
M9 VDD VSS N1
RA9 A9R R1 P9
RA11 A11R VDD VSS
RA12 A12R
NT5TU32M16CG-25C
RDQ[0:15] 8
RN4 22
RA[0:12] 8
RA10 A10R
RDQS[0:1] 8
RBA1 BA1R
RDQM[0:1] 8
RBA0 BA0R
RBA[0:1] 8
RCS# CS#R
RCLK0# 8
RCLK0 8
RCKE 8
RWE# 8
RN5 22
RCAS# 8
RRAS# 8
RRAS# RAS#R
RCS# 8
RCAS# CAS#R 2 2010-01-05
18930_507_100302.eps
100302
2011-Feb-18
Circuit Diagrams and PWB Layouts RAM1.0L LA 10. EN 52
RN6
O0N O0NTC 12
8 O0N
O0P O0PTC 12
8 O0P
O1N O1NTC 12
8 O1N
O1P O1PTC 12
8 O1P
0
12VIN FB9
80 ohm/4A J5
1R25_2x20M TP457 TP458
TP422
TP46 TP47 TP441 TP442 TP443 TP444 TP48 TP461 TP462
P2
5VIN F3 Q22 PANEL_VDD
2A_63V RSS075P03 RN7
1 8 LVDS19 39 40 LVDS17 R296 22 O2N O2NTC 12
TP446 GPIO0 8 8 O2N
2 7 O2P O2PTC 12
8 O2P
FB10 1206F LVDS15 LVDS13 OCKN
D
3 6 37 38 8 OCKN OCKNTC 12
NC_80 ohm/4A C222 4 5 OCKP OCKPTC 12
8 OCKP
R275 1uF/25V R276 R274
G
12 O0NTC 35 36 O1NTC 12
10K 0805C 1K 1K 0
12 O0PTC 33 34 O1PTC 12
TP45
31 32 TP455 TP456
R282 4K7 21 22
12 O3PTC O4PTC 12
8 GPIO4 2 Q23 0
MMBT3904LT1G 12 E0NTC 19 20 E1NTC 12
1
+ 17 18 TP453 TP454
12 E0PTC E1PTC 12
R287 C223 CE28
10K 0.1uF/25V NC_100uF/25V TP465 TP466
TP52 15 16
12 E2NTC 13 14 ECKNTC 12
RN9
11 12 E0N E0NTC 12
12 E2PTC ECKPTC 12 8 E0N
E0P E0PTC 12
8 E0P
PANEL_VDD 9 10 E1N E1NTC 12
8 E1N
E1P E1PTC 12
8 E1P
12 E3NTC 7 8 E4NTC 12
0
R310 5 6
12 E3PTC E4PTC 12
NC_1K
PANEL_H PANEL_VDD 3 4 TP451 TP452
R313 NC_0 PANEL_VDD PANEL_VDD
TP467 TP468
TP445 1 2
+ RN10
P1
R314 C225 C224 CE29 E2N E2NTC 12
8 E2N
NC_1K NC_0.1uF/16V 0.1uF/25V NC_220uF/25V E2P E2PTC 12
8 E2P
ECKN ECKNTC 12
8 ECKN
ECKP ECKPTC 12
8 ECKP
TP449 TP450
RN11
R308 R315 R309 R316 E3N E3NTC 12
8 E3N
NC_4K7 NC_4K7 NC_4K7 NC_4K7 E3P E3PTC 12
8 E3P
E4N E4NTC 12
8 E4N
E4P E4PTC 12
8 E4P
LVDS19 LVDS17 LVDS15 LVDS13
0
2 2010-01-05
LVDS Output
0171-2271-3203
18930_508_100302.eps
100302
2011-Feb-18
Circuit Diagrams and PWB Layouts RAM1.0L LA 10. EN 53
ROUTP ROUTN
B10
12VAMP
R320
C226
0.22uF/25V
TP92 TP99
R319 C228
100K
+ NC_10K 0.22uF/25V L4 FB11
C227 CE30 22 uH/2.5A 80 ohm/4A
TP105 1uF/25V TP94
220uF/25V TP95 ROUTP 1 2 R+
TP87
TP93
C230 C231
NC_470pF/50V 1uF/25V C232
TP90
C229 2.2uF/16V U23 R322 NC_20
49
48
47
46
45
44
43
42
41
40
39
38
37
1000pF/50V
TPA3101D2PHPR C450
TP97
C233 12VAMP 0.33uF_50V
FAULT
SHUTDOWN#
BSRN
AVCC_48
AVCC_47
ROUTP_42
ROUTP_41
ROUTN_40
ROUTN_39
PAD_37
MUTE
BSRP
Thermal
TP118 2700pF_50V R321 TP106 0805C
0402C 47K_F
0402R TP91 TP98
TP117 1 PAD_1 PAD_36 36
0.1uF/25V
8 AR1 R323 0402R C234 2.2uF/16V RINN 2 35 C235 L5 FB12
DAC_AR 0402R RINN PVCCR_35 22 uH/2.5A 80 ohm/4A J6
NC_2K21_F R324 0 TP107 RINP ROUTN R- 2R00-LOCK-4M
+
3 RINP PVCCR_34 34 1 2 TP86
CE31 W200_4
NC_2K21_F R326 0 TP122 4 33 220uF/25V C237 C238 1 L+
DAC_AL 0402R AGND_4 PGNDR_33 NC_470pF/50V 1uF/25V C239 L-
8 AL1 TP89 2
R325 0402R C236 2.2uF/16V LINP 5 32 R328 NC_20 1000pF/50V 3 R-
LINP PGNDR_32 C240 1uF/25V R+
TP121 TP96 4
LINN 6 31
TP102 LINN VCLAMPR
C241 R327
2700pF_50V 47K_F 7 30
TP119 GAIN0_7 VCLAMPL TP81 TP72
0402C 0402R R341 0
C243 2.2uF/16V 8 29 C242 1uF/25V R342 0
GAIN0_8 PGNDL_29 TP100
L6 FB13 R343 0
TP88
9 28 22 uH/2.5A 80 ohm/4A R344 0
TP104 GAIN1 PGNDL_28 220uF/25V LOUTN 1 2 L- R345 0
TP101 TP85
CE32 R347 0
+
10 MSTR/SLV# PVCCL_27 27
C245 C246
TP103
11 26 NC_470pF/50V 1uF/25V C247
SYNC PVCCL_26 C244 R335 NC_20 1000pF/50V
TP123
LOUTN_21
LOUTN_22
LOUTP_19
LOUTP_20
12 25 0.1uF/25V C451
PAD_12 PAD TP79
PAD_24
PAD_13
0.33uF_50V
ROSC
AGND
VREG
VBYP
BSLN
BSLP
0805C
R329 R330 R331 R332 R333 R334
NC_0 0 0 NC_0 100K NC_0 TP82 TP78
TP83
13
14
15
16
17
18
19
20
21
22
23
24
L7 FB14
GND 22 uH/2.5A 80 ohm/4A
LOUTP 1 2 L+
TP84
VREG
TP73
R336 100K C251 C252
NC_470pF/50V 1uF/25V C253
TP74
R338 NC_20 1000pF/50V
TP76 TP75 TP80
C248
C249
C254 C250
TP77
1uF/25V
0.22uF/25V
1uF/25V 0.22uF/25V
REG5V
LOUTP LOUTN
TP126
TP138 TP139 TP132 TP133 TP134 TP135 TP129 TP127 TP128 TP124 TP125
U37 FB17
CS4344 120 ohm/0.5A
8 I2S_AOSDATA0 R350 33 1 10 C264 10uF/10V R599 470_F DAC_AR
R351 33 SDIN AOUTR 0402R
8 I2S_AOBCLK 2 DEM/SCLK VA 9 TP130
3V3SB R352 33 3 8
8 I2S_AOLRCK LRCK GND
8 I2S_AOMCLK R353 33 4 7 C265 10uF/10V R600 470_F DAC_AL
MCLK AOUTL 0402R
5 VQ FILT+ 6
TP116 C440 C441
12VSW R608 TP115 4.7pF_50V 4.7pF_50V TP131 C263
4K7 D35 0402C 0402C 10uF/10V
R346 10K 0402R BAT54C C442 C443 C268 R359 R360
TP137 TP136
1 4.7pF_50V 4.7pF_50V C261 C262 10uF/10V C267 C266 10K 10K
8 GPIO6R
3 0402C 0402C 10uF/10V 0.1uF/16V 0805C 1uF/25V 0.1uF/16V
+ LINE_MUTE 3
C448 2
R348 R628 CE33 1000pF/50V
4K7 47K 100uF/25V 0402C
0402R
TP113 12VSW 12VAMP
1
2 C454 CE39
Q26 3V3SB 0.1uF/25V 470uF_25V
MMBT3906LT1G 0603C ECD10
3
TP110
R349
TP108 TP109
R355 4K7 U39
10K 0402R D34 12VAMP KIA7805AF
0402R BAT54C
FIX
1 R629 200 R630 200
TP111
3 MUTE_AMP 1206R 1206R 1 3
IN OUT REG5V
8 GPIO21 2
R611 0402R C298 TO252
10K C449 R616 1K 0.1uF/16V 1206R 1206R C444 + CE38
0402R 1000pF/50V R339 R631 200 R632 200 + GND 0.1uF/16V 100uF/25V
0402C 100K CE37 C461 0402C ECD6
2
100uF/25V 0.1uF/25V
TP364
ECD6 0603C 2 2010-01-05
Audio Amplifier
0171-2271-3203
18930_509_100302.eps
100302
2011-Feb-18
Circuit Diagrams and PWB Layouts RAM1.0L LA 10. EN 54
SSB: TCON
TCON
B11 3V3TC 3V3TC
3V3TC
B11
R503 TP511 TP548 R487
10K 10K
C300 C301 C302 C303 C304 C305 C306 C307 C308 C309 C310 C311 C312 C427 C428 C429 C430 C431 C432 C433
R491 100 10uF/10V 0.1uF/16V 0.1uF/16V 0.1uF/16V 0.1uF/16V 0.1uF/16V 0.1uF/16V 0.1uF/16V 0.1uF/16V 0.1uF/16V 0.1uF/16V 0.1uF/16V 0.1uF/16V 0.1uF/16V 0.1uF/16V 0.1uF/16V 0.1uF/16V 0.1uF/16V 0.1uF/16V 0.1uF/16V
4 VGA_SCL_TCON R492 100 SCLTC
21
20
19
18
17
16
U30 R595 18 J11 J10
REVERSE
H_CONV
196269-60041 196269-60041
SCL
GAMA8
GAMA7
N.C
AVDD
EP
I2C_EN
SDATC
SCLTC
SOE_A
POL_A
P1
P1
DISM
WP2
1 15 GMA13 Y6
SDA GAMA6 TP588
CSTCE10M0G55 60 60
P1
P1
OPT_N
3V3TC GMA12 Z_OUT GND GMA1 GND
2 14 TP585 59 59
A0 GAMA5 3V3TC R468 1M Z_OUT GMA3 GMA1
13 CLK1TC 58 58
GMA7 CLK1 GMA4 GMA3
3
DVDD MAX9668 GMA4
13 TP589
1V8TC
13 CLK2TC 57
56
CLK2 GMA6
57
56
GMA4
13 CLK3TC CLK3 GMA6
4 12 GMA6 13 CLK4TC 55 GMA7 55
AGND_AMP GMA3 TP581 CLK4 GMA7
C343 54 TP592 GMA9 54
AVDD_AMP
13 CLK5TC CLK5 GMA9
GMA4 GMA10
VCOM_FB
0.1uF/16V 5 11 13 CLK6TC 53 53
VCOM GMA2 TP591 CLK6 GMA10
13 VGI_NTC 52 GMA12 52
VGI_N GMA12
GMA1
AVDD
13 VGI_PTC 51 GMA13 51
VGI_P GMA13
N.C
13 VDD_ODDTC 50 GMA15 50
VGH_ODD GMA16 GMA15
13 VDD_EVENTC 49 49
VGH_EVEN GMA16
177
176
175
174
173
172
171
170
169
168
167
166
165
164
163
162
161
160
159
158
157
156
155
154
153
152
151
150
149
148
147
146
145
144
143
142
141
140
139
138
137
136
135
134
133
13 VGL_ITC 48 GMA18 48
6
10
U36 VST VSS GMA18
TP539 13 VSTTC 47 VST
47
GND
GMA3 46 OPT_N 46
GND_176
VCC_175
SCL
VCC_171
GND_170
GND_169
VCC_168
GND_167
V18_166
GND_164
VCC_163
GND_159
V18_158
GND_157
VCC_156
VCC_155
GND_154
GND_140
VCC_139
GND_136
VCC_135
WP2
NC_152
VCC_150
GND_149
GND_148
V18_147
GND_146
VCC_145
GND_144
V18_143
LED_ON
I2C_EN
OPT_N
XIN
XOUT
EP
SDA
REVERSE
POL_A
REF_MODE
SOE_A
H_CONV
DISM
WPWM
TP580 GND OPT_N
R515 0 VCOMLFB 45 H_CONV_IN 45
VCOM_PG VCOML VCOM_FB H_CONV
TP547 44 VCOM_IN 13 VST_IN 44 VST_IN
43 POL 43
H_VDD GND SOE POL
TP540 42 VDD 42 SOE
C344 C345 C346 41 41
R521 0 VDD RNLV5N GND
TP541 0.1uF/25V 0.1uF/25V 10uF/25V 40 Half_VDD
40 RLV5-
VCOM_FB 1 132 GIP_EN 39 RNLV5P 39
GND_1 GIP_EN Half_VDD RNLV4N RLV5+
2 131 38 38
VCC_2 GND_131 GND RNLV4P RLV4-
2 PWM_TIN 3 PWM_TIN V18_130 130 37 VCC
37
RLV4+
2 PWM_TOUT 4 129 RNLV5N C337 10uF/25V 36 RNLV3N 36
OPC_EN PWM_TOUT RNL_V5N RNLV5P VCC RNLV3P RLV3-
5 OPC_EN 128 35 35
RNL_V5P LNLV5N GND RNCLKN RLV3+
6 127 34 34
V18_6 V18_127 RNLV4N LNLV5P LLV5- RNCLKP RCLK-
7 126 33 33
R474 100_F R475 100_F R476 100_F R477 100_F R478 100_F R479 100_F GND_7 RNC_V4N RNLV4P LNLV4N LLV5+ RNLV2N RCLK+
8 125 32 32
GND_8 RNC_V4P LNLV4P LLV4- RNLV2P RLV2-
9 V18_9 GND_124 124 31 LLV4+ 31 RLV2+
10 O0NTC 10 123 RNLV3N LNLV3N 30 RNLV1N 30
R1AM RNC_V3N RNLV3P LNLV3P LLV3- RNLV1P RLV1-
10 O0PTC 11 122 29 29
R1AP RNC_V3P RNCLKN LNCLKN LLV3+ RNLV0N RLV1+
10 O1NTC 12 121 28 28
R1BM RNCLKN RNCLKP LNCLKP LCLK- RNLV0P RLV0-
10 O1PTC 13 120 27 27
R1BP RNCLKP LNLV2N LCLK+ RLV0+
14 119 26 26
V18_14 V18_119 RNLV2N LNLV2P LLV2- GND
10 O2NTC 15 118 25 25
R1CM RNL_V2N RNLV2P LNLV1N LLV2+ H_VDD VCC
10 O2PTC 16 117 24 24
R1CP RNL_V2P RNLV1N LNLV1P LLV1- VCC
10 OCKNTC 17 R1CLKM RNL_V1N 116 23 23
RNLV1P LNLV0N LLV1+ GND
10 OCKPTC 18 115 22 22
R1CLKP RNL_V1P LNLV0P LLV0- Half_VDD
19 GND_19 GND_114 114 21 21
RNLV0N LLV0+ Half_VDD
10 O3NTC 20 113 20 20
R1DM RNL_V0N RNLV0P TP594 SOE GND VDD
10 O3PTC 21 112 19 19
R1DP RNL_V0P SOE VDD
10
10
10
10
O4NTC
O4PTC
E0NTC
E0PTC
22
23
24
25
26
R1EM
R1EP
R2AM
R2AP
TLI TL2428 MC V18_111
LNL_V5N
LNL_V5P
GND_108
111
110
109
108
107
LNLV5N
LNLV5P
LNLV4N TP587
POL
OPT_N
13 VST_IN
H_CONV_IN
18
17
16
15
14
POL
VST_IN
H_CONV
OPT_N
C338 10uF/25V
VCOMR
VCOMRFB
18
17
16
15
14
GND
VCOM_IN
VCOM_FB
GND
10 E1NTC R2BM LNL_V4N GND 13 VSTTC VST
10 E1PTC 27 106 LNLV4P GMA18 13 13 VGL_ITC 13
R2BP LNL_V4P LNLV3N GMA16 GMA18 VSS
28 105 12 13 VDD_EVENTC 12
V18_28 LNL_V3N LNLV3P GMA15 GMA16 VGH_EVEN
10 E2NTC 29 104 11 13 VDD_ODDTC 11
R2CM LNL_V3P GMA13 GMA15 VGH_ODD
10 E2PTC 30 103 10 13 VGI_PTC 10
R2CP V18_103 LNCLKN GMA12 GMA13 VGI_P
10 ECKNTC 31 R2CLKM LNCLKN 102 9 GMA12 13 VGI_NTC 9 VGI_N
10 ECKPTC 32 101 LNCLKP TP582 GMA10 8 13 CLK6TC 8
R2CLKP LNCLKP LNLV2N GMA9 GMA10 CLK6
33 GND_33 LNL_V2N
100 7 GMA9 13 CLK5TC 7 CLK5
10 E3NTC 34 99 LNLV2P GMA7 6 13 CLK4TC 6
R2DM LNL_V2P GMA6 GMA7 CLK4
10 E3PTC 35 R2DP GND_98
98 5 GMA6 13 CLK3TC 5 CLK3
10 E4NTC 36 97 LNLV1N GMA4 4 13 CLK2TC 4
R2EM LNL_V1N LNLV1P TP583 GMA3 GMA4 CLK2
10 E4PTC 37 96 3 13 CLK1TC 3
R2EP LNL_V1P LNLV0N GMA1 GMA3 Z_OUT CLK1
38 GND_38 LNL_V0N
95 2
GMA1
2
Z_OUT
R480 100_F R481 100_F R482 100_F R483 100_F R484 100_F R485 100_F 39 94 LNLV0P 1 1
P2
P2
C10S8 V18_39 LNL_V0P GND GND
40 93
FSEL C10S8 V18_93
41 92
P2
P2
RBF FSEL GND_92
42 91
RBF GND_91
43 VCC_43 V18_90
90 TP595
44 GND_44 R_MLVDS 89 TP523
LEFT RIGHT
ODC_BYPASS
GVDD_EVEN
GVDD_ODD
EEP_SIZE
VCORES
GND_48
GND_51
GND_53
GND_57
GND_58
GND_61
GND_63
GND_67
GND_72
GND_78
GND_86
ITEM
VCC_45
VCC_46
VCC_49
VCC_52
VCC_60
VCC_66
VCC_77
R486 32" 42" 47"
V18_50
V18_62
V18_71
V18_85
RESET
GCLK1
GCLK2
GCLK3
GCLK4
GCLK5
GCLK6
3V3TC
NC_54
NC_55
NC_79
NC_80
NC_83
NC_87
NC_88
GVST
24K R486 22K 24K 24K
DPM
FLK
R469 R466 R467
TP481 47K 10K 10K 45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
TP476 TP478 TP477 TP114 TP494 TP479 TP480
U29 R488 0
AT24C32CN-SH-T H_CONV H_CONV_IN
TP490 TP536
1 A0 VCC 8
2 R470 5K6 WP2
A1 WP 7 R471 22 SCLTC
3 A2 SCL 6
4 R472 22 SDATC
GND SDA 5 WP2TC R497 10
WP2TC 4
POL_A POL
TP492
C445
ODC_BYPASS
13
13
GVSTTC
GCLK1TC
13
13
13
13
13
13
13
13
13
13
RESETTC
DPMTC
FLKTC
GCLK2TC
GCLK3TC
GCLK4TC
GCLK5TC
GCLK6TC
GVDD_ODDTC
C340
GVDD_EVENTC
EEP_SIZE
15pF/50V
J7
P2
NC_2R00S_1X4ML R505 0
1 SOE_A SOE
TP491 TP499
2 TC_WP2
3 TC_SDA
4 TC_SCL
C341
NC_15pF/50V
P1
4 GND NC1 5
R518 R520 C347 C421
NC_0 C348 NC_0 NC_0.1uF/16V 0.1uF/16V R511 0 R512 0
9
TP49
NC_1uF/25V 0402R VCOM_PG VCOML R500 0 C10S8
TP509 TP502
TP544
R501 NC_0 FSEL
TP503 2 2010-01-05
TCON
TP510 0171-2271-3203
18930_510_100302.eps
100302
2011-Feb-18
Circuit Diagrams and PWB Layouts RAM1.0L LA 10. EN 55
EP
4 5
GND FB NC_1500pF/50V 39K_F 18K_F 0.1uF/25V 0.1uF/25V 1uF/25V 1uF/25V 10uF/25V NC_0.1uF/16V
TP483 0402R 0402R
9
C363 C364 C365 C366 C368 ITEM 32" 42" 47" C370 0.1uF/25V
1uF/25V 10uF/25V 10uF/25V 4700pF/50V 0.1uF/16V R530 43K 39K 39K
R534 R535 DISCHG
TP513
TP512
TP508
TP500
220K_F 150K_F
0402R 0402R
TP526
TP528
TP529
TP531
TP532
TP489 R532 C372 C373 C374 C375
15K 1500pF/50V 1uF/25V 10uF/25V 10uF/25V U33
29
28
27
26
25
24
23
22
0402R MAX17119ETI+
R539
FLK1
FLK2
FLK3
Discharge
GND
EP
VSENSE
RE
TP572
R538 10K 12 VST_IN
R541 R542 15K C464
33K_F 18K_F TP487 C367 3V3TC NC_1000pF/50V 12 GVDD_ODDTC R544 0 1 21 VDD_ODDTC 12
TP569 IN9 Y9
0402R 0402R NC_4700pF/50V 0402C 12 GVDD_EVENTC R545 0 2 20 VDD_EVENTC 12
R546 0 IN8 Y8
12 GVSTTC 3 IN7 19 VSTTC 12
C381 D25 R547 0 Y7
12 GCLK1TC 4 18 CLK1TC 12
R543 1500pF/50V B340A-13-F R548 0 IN6 Y6
12 GCLK2TC 5 17 CLK2TC 12
10K R633 R549 0 IN5 Y5
TP546 12 GCLK3TC 6 16 CLK3TC 12
NC_2R2 L9 PANEL_VDD 12 R550 0 IN4 Y4
GCLK4TC 7 15 CLK4TC 12
0402R 22 uH/1.7A R551 0 IN3 Y3
12 GCLK5TC CLK5TC 12
VGH1
VGH2
12 RESETTC 1 2 12 GCLK6TC R552 0 CLK6TC 12
VGL
IN2
IN1
TP564
Y1
Y2
TP574 +
TP573 C383 C386 CE10
8
9
10
11
12
13
14
C388 1uF/25V 10uF/25V 220uF/25V
TP517
TP516
TP515
TP514
TP533
TP590
D26 C382 C387 R553 2R2 1000pF/50V
BAV99 1uF/25V 150pF/50V
EN2 1
3
2 16VTC
ITEM 32" 42" 47" TP556 TP566 VGL R555 10 D28 NC_MMSZ5237B-7-F
R560 33K 68K 68K TP565 TP561 TP562 U34 C389
41
40
39
38
37
36
35
34
33
32
31
R571 174K 150K 150K D27 MAX17113ETL+ 0.1uF/25V D29 NC_MMSZ5237B-7-F R559 10
16VTC TP535
R556 0 NC_BAV99
O 0603R
FB1
LX1
LX1
AGND
PGOOD
PGND
SWI
CRST
SWO
EP
COMP
TP576
VGH 2 1 30 R564 10 R563 10
THR PGND EN2 0603R 0603R
3 2 DRVP EN2 29 TP568
1 3 28 VGH R568 10 TP549 TP550 R565 NC_10 VGH
27.1V C391 4
GND2 VL
27
TP575
0603R 0603R
R557 C392 C390 C393 R560 R561 C394 NC_1uF/25V SRC DEL2 EN1 C395 C397
Output 9K1 4.7uF_50V 1uF_50V 1uF_50V 68K_F NC_68K_F R562 NC_1uF/25V 0603C
5
6
GON EN1 26
25 1uF_50V C396 1uF_50V
DRN FSEL
(32") 1206R 1206C 1206C 1206C 0402R 0402R 0 0603C R566
0
R567
NC_0
7
8
MODE VIN
24
23
PANEL_VDD 1206C 1uF/25V 1206C
AGND
DRVN
DEL1
1
FBN
REF
TP577
BST
CTL
FB2
LX2
LX2
R570 0 C398
R571 D30 1uF/25V C399
150K_F BAV99 0603C NC_150pF/50V C400 R572
11
12
13
14
15
16
17
18
19
20
0402R R573 0 TP567 0.1uF/25V 1K +
C401 C409 CE5
R575 NC_1K 1uF/25V 10uF/25V 220uF/25V
R574 10K_F
TP570
TP554 TP551
0402R
C410 TP560
1uF/25V TP559
TP563
TP557
0.1uF/25V
C411
L10 3V3TC
3
22 uH/1.7A
D31 1 2
BAV99
U35
0.1uF/25V
C412
3V3TC +
2
1
3V3TC AP1117EL 1V8TC R580 0 D32 C413 C414 C415 C419 CE13 R576
4 B340A-13-F 150pF/50V NC_1uF/25VNC_1uF/25V10uF/25V 220uF/25V 5K1
ADJ
3 IN OUT
2 TP493 TP558
SOT223
+ R584 NC_0 C420 1uF/25V
CE11 GND R358 C422 C423
100uF/25V 1K_F 10uF/10V 10uF/10V
1
TP555
TP552
TP482 TP579 R587 0
VGL
R373
470_F R585 27K_F R586 150K_F
0402R 0402R
C424 C425 R588 5V Output (32")
0.22uF/25V 10uF/25V 3K6
TP538 R554
360 R577 0 R578 0 R579 NC_0
VGL VGL TP525 VGL
R536 0 TP527 TP530
2 2010-01-05
TCON Power
0171-2271-3203
18930_511_100302.eps
100302
2011-Feb-18
Circuit Diagrams and PWB Layouts RAM1.0L LA 10. EN 56
3 2009-12-18
SSB top
0171 2271 3203
18930_520_100311.eps
100311
2011-Feb-18
Circuit Diagrams and PWB Layouts RAM1.0L LA 10. EN 57
3 2009-12-18
SSB bottom
0171 2271 3203
18930_521_100311.eps
100311
2011-Feb-18
Circuit Diagrams and PWB Layouts RAM1.0L LA 10. EN 58
IR/LED Board
LED/IR Board
J J
TP2 TP3
3
DI2 DI1
KPH-1608EC R W NC_KPTB-1612SURKQWDF
4
JI1
1R25S_1X8M
P2
7 ADIN0 4 1
TP9 VCC GND
8 5VSW
IR-FM6038
P1
JI2
1R25S_1X3M
P2
1
2
3
CI5
P1
0.1uF/16V
2 2009-10-09
IR/LED
0171 1671 0722
18930_530_100311.eps
100311
2011-Feb-18
Circuit Diagrams and PWB Layouts RAM1.0L LA 10. EN 59
18930_532_100311.eps
100311
18930_531_100311.eps
100311
10000_012_090121.eps
090121
2011-Feb-18
Styling Sheets RAM1.0L LA 11. EN 60
0169
0170
0010
0260
2011-Feb-18