CD4069UBC Inverter Circuits

October 1987
Revised January 1999

CD4069UBC
Inverter Circuits
General Description All inputs are protected from damage due to static dis-
charge by diode clamps to VDD and VSS.
The CD4069UB consists of six inverter circuits and is man-
ufactured using complementary MOS (CMOS) to achieve
wide power supply operating range, low power consump- Features
tion, high noise immunity, and symmetric controlled rise ■ Wide supply voltage range: 3.0V to 15V
and fall times. ■ High noise immunity: 0.45 VDD typ.
This device is intended for all general purpose inverter
■ Low power TTL compatibility: Fan out of 2 driving 74L
applications where the special characteristics of the
or 1 driving 74LS
MM74C901, MM74C907, and CD4049A Hex Inverter/Buff-
ers are not required. In those applications requiring larger ■ Equivalent to MM74C04
noise immunity the MM74C14 or MM74C914 Hex Schmitt
Trigger is suggested.

Ordering Code:
Order Number Package Number Package Description
CD4069UBCM M14A 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150” Narrow Body
CD4069UBCSJ M14D 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
CD4069UBCN N14A 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide
Device also available in Tape and Reel. Specify by appending suffix “X” to the ordering code.

Connection Diagram Schematic Diagram

Pin Assignments for SOIC and DIP

© 1999 Fairchild Semiconductor Corporation DS005975.prf www.fairchildsemi.com

CD4069UBC
Absolute Maximum Ratings(Note 1) Recommended Operating
(Note 2) Conditions (Note 2)
DC Supply Voltage (VDD) −0.5V to +18 VDC DC Supply Voltage (VDD) 3V to 15VDC
Input Voltage (VIN) −0.5V to VDD +0.5 VDC Input Voltage (VIN) 0V to VDD VDC
Storage Temperature Range (TS) −65°C to +150°C Operating Temperature Range (TA) −40°C to +85°C
Power Dissipation (PD) Note 1: “Absolute Maximum Ratings” are those values beyond which the
safety of the device cannot be guaranteed. They are not meant to imply
Dual-In-Line 700 mW that the devices should be operated at these limits. The table of “Recom-
Small Outline 500 mW mended Operating Conditions” and Electrical Characteristics table provide
conditions for actual device operation.
Lead Temperature (TL)
Note 2: VSS = 0V unless otherwise specified.
(Soldering, 10 seconds) 260°C

DC Electrical Characteristics (Note 3)

−40°C +25°C +85°C
Symbol Parameter Conditions Units
Min Max Min Typ Max Min Max
IDD Quiescent Device Current VDD = 5V, 1.0 1.0 7.5 µA
VIN = VDD or VSS
VDD = 10V, 2.0 2.0 15 µA
VIN = VDD or VSS
VDD = 15V, 4.0 4.0 30 µA
VIN = VDD or VSS
VOL LOW Level Output Voltage |IO| < 1 µA
VDD = 5V 0.05 0 0.05 0.05 V
VDD = 10V 0.05 0 0.05 0.05 V
VDD = 15V 0.05 0 0.05 0.05 V
VOH HIGH Level Output Voltage |IO| < 1 µA
VDD = 5V 4.95 4.95 4.95 V
VDD = 10V 9.95 9.95 9.95 V
VDD = 15V 14.95 14.95 14.95 V
VIL LOW Level Input Voltage |IO| < 1 µA
VDD = 5V, VO = 4.5V 1.0 1.0 1.0 V
VDD = 10V, VO = 9V 2.0 2.0 2.0 V
VDD = 15V, VO = 13.5V 3.0 3.0 3.0 V
VIH HIGH Level Input Voltage |IO| < 1 µA
VDD = 5V, VO = 0.5V 4.0 4.0 4.0 V
VDD = 10V, VO = 1V 8.0 8.0 8.0 V
VDD = 15V, VO = 1.5V 12.0 12.0 12.0 V
IOL LOW Level Output Current VDD = 5V, VO = 0.4V 0.52 0.44 0.88 0.36 mA
(Note 4) VDD = 10V, VO = 0.5V 1.3 1.1 2.25 0.9 mA
VDD = 15V, VO = 1.5V 3.6 3.0 8.8 2.4 mA
IOH HIGH Level Output Current VDD = 5V, VO = 4.6V −0.52 −0.44 −0.88 −0.36 mA
(Note 4) VDD = 10V, VO = 9.5V −1.3 −1.1 −2.25 −0.9 mA
VDD = 15V, VO = 13.5V −3.6 −3.0 −8.8 −2.4 mA
IIN Input Current VDD = 15V, VIN = 0V −0.30 −10−5 −0.30 −1.0 µA
VDD = 15V, VIN = 15V 0.30 10−5 0.30 1.0 µA
Note 3: VSS = 0V unless otherwise specified.
Note 4: IOH and IOL are tested one output at a time.

www.fairchildsemi.com 2
 CD4069UBC
AC Electrical Characteristics (Note 5)
TA = 25°C, CL = 50 pF, RL = 200 kΩ, tr and tf ≤ 20 ns, unless otherwise specified
Symbol Parameter Conditions Min Typ Max Units

tPHLor tPLH Propagation Delay Time from VDD = 5V 50 90 ns

Input to Output VDD = 10V 30 60 ns
VDD = 15V 25 50 ns
tTHL or tTLH Transition Time VDD = 5V 80 150 ns
VDD = 10V 50 100 ns
VDD = 15V 40 80 ns
CIN Average Input Capacitance Any Gate 6 15 pF
CPD Power Dissipation Capacitance Any Gate (Note 6) 12 pF
Note 5: AC Parameters are guaranteed by DC correlated testing.
Note 6: CPD determines the no load AC power consumption of any CMOS device. For complete explanation, see Family Characteristics application note—
AN-90.

AC Test Circuits and Switching Time Waveforms

3 www.fairchildsemi.com
CD4069UBC
Typical Performance Characteristics

Gate Transfer Characteristics Ambient Temperature

Power Dissipation vs
Frequency Propagation Delay vs
Ambient Temperature

Propagation Delay vs

Propagation Delay Time

vs Load Capacitance

www.fairchildsemi.com 4
 CD4069UBC
Physical Dimensions inches (millimeters) unless otherwise noted

14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150” Narrow Body
Package Number M14A

14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm wide
Package Number M14D

5 www.fairchildsemi.com
CD4069UBC Inverter Circuits
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide

Package Number N14A

LIFE SUPPORT POLICY

FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD
SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or systems 2. A critical component in any component of a life support
which, (a) are intended for surgical implant into the device or system whose failure to perform can be rea-
body, or (b) support or sustain life, and (c) whose failure sonably expected to cause the failure of the life support
to perform when properly used in accordance with device or system, or to affect its safety or effectiveness.
instructions for use provided in the labeling, can be rea-
sonably expected to result in a significant injury to the www.fairchildsemi.com
user.

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.
This datasheet has been downloaded from:

www.DatasheetCatalog.com

Datasheets for electronic components.