Half-Duplex, iCoupler®

Isolated RS-485 Transceiver

Data Sheet ADM2483
FEATURES FUNCTIONAL BLOCK DIAGRAM
RS-485 transceiver with electrical data isolation VDD1 VDD2

Complies with ANSI TIA/EIA RS-485-A and ISO 8482: 1987(E)

500 kbps data rate ADM2483
DE

GALVANIC ISOLATION
Slew rate-limited driver outputs
Low power operation: 2.5 mA max TxD
Suitable for 5 V or 3 V operations (VDD1)
High common-mode transient immunity: >25 kV/μs PV
True fail-safe receiver inputs A
RxD
Chatter-free power-up/power-down protection B

04736-001
256 nodes on bus RE
Thermal shutdown protection
Safety and regulatory approvals GND1 GND2

UL recognition: 2500 V rms for 1 minute per UL 1577 Figure 1.

CSA Component Acceptance Notice 5A
IEC 609501 800 V rms (basic), 400 V rms (reinforced)
VDE Certificate of Conformity
DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12
VIORM = 560 V peak
CQC certification per GB4943.1-2011
Operating temperature range: −40°C to +85°C
APPLICATIONS
Low power RS-485/RS-422 networks
Isolated interfaces
Building control networks
Multipoint data transmission systems
GENERAL DESCRIPTION and receiver differential inputs are connected internally to form
The ADM2483 differential bus transceiver is an integrated, a differential I/O port. When the driver is disabled or when
galvanically isolated component designed for bidirectional data VDD1 or VDD2 = 0 V, this imposes minimal loading on the bus.
communication on balanced, multipoint bus transmission lines. An active-high receiver disable feature, which causes the receive
It complies with ANSI EIA/TIA-485-A and ISO 8482: 1987(E). output to enter a high impedance state, is provided as well.
Using Analog Devices’ iCoupler technology, the ADM2483 The receiver inputs have a true fail-safe feature that ensures a
combines a 3-channel isolator, a three-state differential line logic-high receiver output level when the inputs are open or
driver, and a differential input receiver into a single package. shorted. This guarantees that the receiver outputs are in a
The logic side of the device is powered with either a 5 V or 3 V known state before communication begins and at the point
supply, and the bus side uses a 5 V supply only. when communication ends.
The ADM2483 is slew-limited to reduce reflections with Current limiting and thermal shutdown features protect against
improperly terminated transmission lines. The controlled slew output short circuits and bus contention situations that might
rate limits the data rate to 500 kbps. The device’s input impedance cause excessive power dissipation. The part is fully specified
is 96 kΩ, allowing up to 256 transceivers on the bus. Its driver over the industrial temperature range and is available in a
has an active-high enable feature. The driver differential outputs 16-lead, wide body SOIC package.

Rev. E Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Tel: 781.329.4700 ©2004–2016 Analog Devices, Inc. All rights reserved.
Trademarks and registered trademarks are the property of their respective owners. Technical Support www.analog.com
ADM2483* PRODUCT PAGE QUICK LINKS
Last Content Update: 02/23/2017

COMPARABLE PARTS REFERENCE MATERIALS

View a parametric search of comparable parts. Press
• Analog Devices Achieves Major Milestone by Shipping 1
EVALUATION KITS Billionth Channel of iCoupler Digital Isolation
• ADM2483 Evlauation Board Product Selection Guide
• Digital Isolator Product Selection and Resource Guide
DOCUMENTATION Solutions Bulletins & Brochures
Application Notes • Emerging Energy Applications Solutions Bulletin, Volume
• AN-0971: Recommendations for Control of Radiated 10, Issue 4
Emissions with isoPower Devices • Test & Instrumentation Solutions Bulletin, Volume 10,
• AN-1176: Component Footprints and Symbols in the Issue 3
Binary .Bxl File Format Technical Articles
• AN-1179: Junction Temperature Calculation for Analog • Inside iCoupler® Technology:ADuM347x PWM Controller
Devices RS-485/RS-422, CAN, and LVDS/M-LVDS and Transformer Driver with Quad-Channel Isolators
Transceivers Design Summary
• AN-727: iCoupler® Isolation in RS-485 Applications • MS-2127: Designing with iCoupler Digital Isolators in Solar
• AN-740: iCoupler® Isolation in RS-232 Applications PV Inverters
• AN-793: ESD/Latch-Up Considerations with iCoupler® • NAppkin Note: Lowering the Power of the ADuM524x
Isolation Products
• AN-825: Power Supply Considerations in iCoupler® DESIGN RESOURCES
Isolation Products • ADM2483 Material Declaration
• AN-960: RS-485/RS-422 Circuit Implementation Guide • PCN-PDN Information
Data Sheet • Quality And Reliability
• ADM2483: Half-Duplex iCoupler® Isolated RS-485 • Symbols and Footprints
Transceiver Data Sheet
User Guides DISCUSSIONS
• UG-239: Evaluation Board for the ADM2483 Half-Duplex View all ADM2483 EngineerZone Discussions.
iCoupler Isolated RS-485 Transceiver

SAMPLE AND BUY

SOFTWARE AND SYSTEMS REQUIREMENTS
Visit the product page to see pricing options.
• ADI RS-485/RS-422 Cross Reference Guide
• RS-232 Transceivers Cross Reference Guide
TECHNICAL SUPPORT
Submit a technical question or find your regional support
number.

DOCUMENT FEEDBACK
Submit feedback for this data sheet.

This page is dynamically generated by Analog Devices, Inc., and inserted into this data sheet. A dynamic change to the content on this page will not
trigger a change to either the revision number or the content of the product data sheet. This dynamic page may be frequently modified.
ADM2483 Data Sheet

TABLE OF CONTENTS
Features .............................................................................................. 1 Switching Characteristics .............................................................. 10
Applications ....................................................................................... 1 Typical Performance Characteristics ........................................... 11
Functional Block Diagram .............................................................. 1 Circuit Description......................................................................... 14
General Description ......................................................................... 1 Electrical Isolation...................................................................... 14
Specifications..................................................................................... 3 Truth Tables................................................................................. 15
Timing Specifications....................................................................... 4 Power-Up/Power-Down Characteristics ................................. 15
Absolute Maximum Ratings............................................................ 5 Thermal Shutdown .................................................................... 15
ESD Caution .................................................................................. 5 True Fail-Safe Receiver Inputs .................................................. 15
Package Characteristics ............................................................... 6 Magnetic Field Immunity.......................................................... 15
Regulatory Information ............................................................... 6 Applications Information .............................................................. 17
Insulation and Safety-Related Specifications ............................ 6 Power_Valid Input ..................................................................... 17
VDE V 0884-10 Insulation Characteristics .............................. 7 Isolated Power Supply Circuit .................................................. 17
Pin Configuration and Function Descriptions ............................. 8 Outline Dimensions ....................................................................... 18
Test Circuits ....................................................................................... 9 Ordering Guide .......................................................................... 18

REVISION HISTORY
9/2016—Rev. D to Rev. E 3/2005—Rev. A to Rev. B
Added Table 4; Renumbered Sequentially .................................... 5 Change to Features ............................................................................1
Change to Package Characteristics .................................................6
7/2015—Rev. C to Rev. D Changes to Pin Function Descriptions ...........................................8
Change to Features Section ............................................................. 1 Changes to Figure 9 and Figure 11............................................... 10
Changes to Table 5 and Table 6 ....................................................... 6 Change to Power_Valid Input Section......................................... 17
Changes to Ordering Guide .......................................................... 18 Changes to Figure 30...................................................................... 17
Changes to Ordering Guide .......................................................... 18
11/2013—Rev. B to Rev. C
Changes to Features Section............................................................ 1 1/2005—Rev. 0 to Rev. A
Changes to Table 5 ............................................................................ 6 Changes to ESD Maximum Rating Specification..........................5
Changes to VDE V 0884-10 Insulation Characteristics Section .... 7
Updated Outline Dimensions ....................................................... 18 10/2004—Revision 0: Initial Version
Changes to Ordering Guide .......................................................... 18

Rev. D | Page 2 of 18
Data Sheet ADM2483

SPECIFICATIONS
2.7 ≤ VDD1 ≤ 5.5 V, 4.75 V ≤ VDD2 ≤ 5.25 V, TA = TMIN to TMAX, unless otherwise noted.

Table 1.
Parameter Min Typ Max Unit Test Conditions/Comments
DRIVER
Differential Outputs
Differential Output Voltage, VOD 5 V R = ∞, see Figure 3
2.0 5 V R = 50 Ω (RS-422), see Figure 3
1.5 5 V R = 27 Ω (RS-485), see Figure 3
1.5 5 V VTST = −7 V to +12 V, VDD1 ≥ 4.75,
see Figure 4
Δ |VOD| for Complementary Output States 0.2 V R = 27 Ω or 50 Ω, see Figure 3
Common-Mode Output Voltage, VOC 3 V R = 27 Ω or 50 Ω, see Figure 3
Δ |VOC| for Complementary Output States 0.2 V R = 27 Ω or 50 Ω, see Figure 3
Output Short-Circuit Current, VOUT = High −250 +250 mA −7 V ≤ VOUT ≤ +12 V
Output Short-Circuit Current, VOUT = Low −250 +250 mA −7 V ≤ VOUT ≤ +12 V
Logic Inputs
Input High Voltage 0.7 VDD1 V TxD, DE, RE, PV
Input Low Voltage 0.25 VDD1 V TxD, DE, RE, PV
CMOS Logic Input Current (TxD, DE, RE, PV) −10 +0.01 +10 µA TxD, DE, RE, PV = VDD1 or 0 V
RECEIVER
Differential Inputs
Differential Input Threshold Voltage, VTH −200 −125 −30 mV −7 V ≤ VCM ≤ +12 V
Input Hysteresis 20 mV −7 V ≤ VCM ≤ +12 V
Input Resistance (A, B) 96 150 kΩ −7 V ≤ VCM ≤ +12 V
Input Current (A, B) 0.125 mA VIN = +12 V
−0.1 mA VIN = −7 V
RxD Logic Output
Output High Voltage VDD1 − 0.1 V IOUT = 20 µA, VA − VB = 0.2 V
VDD1 − 0.4 VDD1 − 0.2 V IOUT = 4 mA, VA − VB = 0.2 V
Output Low Voltage 0.1 V IOUT = −20 µA, VA − VB = −0.2 V
0.4 V IOUT = −4 mA, VA − VB = −0.2 V
Output Short-Circuit Current 7 85 mA VOUT = GND or VCC
Three-State Output Leakage Current ±1 µA 0.4 V ≤ VOUT ≤ 2.4 V
POWER SUPPLY CURRENT
Logic Side 2.5 mA 4.5 V ≤ VDD1 ≤ 5.5 V, outputs unloaded,
RE = 0 V
1.3 mA 2.7 V ≤ VDD1 ≤ 3.3 V, outputs unloaded,
RE = 0 V
Bus Side 2.0 mA Outputs unloaded, DE = 5 V
1.7 mA Outputs unloaded, DE = 0 V
COMMON-MODE TRANSIENT IMMUNITY 1 25 kV/µs TxD = VDD1 or 0 V, VCM = 1 kV,
transient magnitude = 800 V
1
Common-mode transient immunity is the maximum common-mode voltage slew rate that can be sustained while maintaining specification-compliant operation.
VCM is the common-mode potential difference between the logic and bus sides. The transient magnitude is the range over which the common mode is slewed. The
common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

Rev. D | Page 3 of 18
ADM2483 Data Sheet

TIMING SPECIFICATIONS
2.7 ≤ VDD1 ≤ 5.5 V, 4.75 V ≤ VDD2 ≤ 5.25 V, TA = TMIN to TMAX, unless otherwise noted.

Table 2.
Parameter Min Typ Max Unit Test Conditions/Comments
DRIVER
Maximum Data Rate 500 kbps
Propagation Delay, tPLH, tPHL 250 620 ns RLDIFF = 54 Ω, CL1 = CL2 = 100 pF, see Figure 5 and Figure 9
Skew, tSKEW 40 ns RLDIFF = 54 Ω, CL1 = CL2 = 100 pF, see Figure 5 and Figure 9
Rise/Fall Time, tR, tF 200 600 ns RLDIFF = 54 Ω, CL1 = CL2 = 100 pF, see Figure 5 and Figure 9
Enable Time 1050 ns RL = 500 Ω, CL = 100 pF, see Figure 6 and Figure 11
Disable Time 1050 ns RL = 500 Ω, CL = 15 pF, see Figure 6 and Figure 11
RECEIVER
Propagation Delay, tPLH, tPHL 400 1050 ns CL = 15 pF, see Figure 7 and Figure 10
Differential Skew, tSKEW 250 ns CL = 15 pF, see Figure 7 and Figure 10
Enable Time 25 70 ns RL = 1 kΩ, CL = 15 pF, see Figure 8 and Figure 12
Disable Time 40 70 ns RL = 1 kΩ, CL = 15 pF, see Figure 8 and Figure 12
POWER VALID INPUT
Enable Time 1 2 µs
Disable Time 3 5 µs

Rev. D | Page 4 of 18
Data Sheet ADM2483

ABSOLUTE MAXIMUM RATINGS

TA = 25°C, unless otherwise noted. All voltages are relative to Table 4. Maximum Continuous Working Voltage1
their respective ground.
Parameter Max Unit Reference Standard
Table 3. AC Voltage
Parameter Rating Bipolar Waveform
VDD1 −0.5 V to +7 V Basic Insulation 565 VPEAK 50-year minimum lifetime
VDD2 −0.5 V to +6 V Reinforced 565 VPEAK 50-year minimum lifetime
Insulation
Digital Input Voltage (DE, RE, TxD) −0.5 V to VDD1 + 0.5 V
Unipolar Waveform
Digital Output Voltage
Basic Insulation 1131 VPEAK 50-year minimum lifetime
RxD −0.5 V to VDD1 + 0.5 V
Reinforced 864 VPEAK Lifetime limited by
Driver Output/Receiver Input Voltage −9 V to +14 V Insulation package creepage
ESD Rating: Contact (Human Body ±2 kV maximum approved
Model) (A, B Pins) working voltage per IEC
Operating Temperature Range −40°C to +85°C 60950-1
Storage Temperature Range −55°C to +150°C DC Voltage
Average Output Current per Pin −35 mA to +35 mA Basic Insulation 1066 VPEAK Lifetime limited by
θJA Thermal Impedance 73°C/W package creepage
maximum approved
Lead Temperature
working voltage per IEC
Soldering (10 sec) 260°C 60950-1
Vapor Phase (60 sec) 215°C Reinforced 529 VPEAK Lifetime limited by
Infrared (15 sec) 220°C Insulation package creepage
maximum approved
Stresses at or above those listed under Absolute Maximum working voltage per IEC
Ratings may cause permanent damage to the product. This is a 60950-1
stress rating only; functional operation of the product at these 1
Refers to continuous voltage magnitude imposed across the isolation
or any other conditions above those indicated in the operational barrier.
section of this specification is not implied. Operation beyond ESD CAUTION
the maximum operating conditions for extended periods may
affect product reliability.

Rev. D | Page 5 of 18
ADM2483 Data Sheet
PACKAGE CHARACTERISTICS
Table 5.
Parameter Symbol Min Typ Max Unit Test Conditions
Resistance (Input-Output) 1 RI-O 1012 Ω
Capacitance (Input-Output)1 CI-O 3 pF f = 1 MHz
Input Capacitance 2 CI 4 pF
Input IC Junction-to-Case Thermal Resistance θJCI 33 °C/W Thermocouple located at center of package
underside
Output IC Junction-to-Case Thermal Resistance θJCO 28 °C/W Thermocouple located at center of package
underside
1
Device considered a 2-terminal device: Pins 1, 2, 3, 4, 5, 6, 7, and 8 shorted together, and Pins 9, 10, 11, 12, 13, 14, 15, and 16 shorted together.
2
Input capacitance is from any input data pin to ground.

REGULATORY INFORMATION
The ADM2483 has been approved by the following organizations:

Table 6.
UL 1 CSA CQC VDE 2
Recognized Under 1577 Approved under CSA Approved Under Certified according to
Component Component Acceptance CQC11-471543-2012 DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12
Recognition Program Notice 5A
IEC 609501 800 V rms Basic insulation per
(1131 VPEAK) basic, 400 V rms GB4943.1-2011, 415 V rms
(565 VPEAK) reinforced (588 VPEAK) maximum working
voltage, tropical climate,
altitude ≤ 5000 meters
File E214100 File 205078 File CQC14001114898 File 2471900-4880-0001
1
In accordance with UL1577, each ADM2483 is proof tested by applying an insulation test voltage ≥3000 V rms for 1 sec (current leakage detection limit = 5 µA).
2
In accordance with VDE V 0884-10, each ADM2483 is proof tested by applying an insulation test voltage ≥1050 VPEAK for 1 sec (partial discharge detection limit = 5 pC).

INSULATION AND SAFETY-RELATED SPECIFICATIONS

Table 7.
Parameter Symbol Value Unit Conditions
Rated Dielectric Insulation Voltage 2500 V rms 1-minute duration
Minimum External Air Gap (Clearance) L(I01) 7.45 min mm Measured from input terminals to output
terminals, shortest distance through air
Minimum External Tracking (Creepage) L(I02) 8.1 min mm Measured from input terminals to output
terminals, shortest distance along body
Minimum Internal Gap (Internal Clearance) 0.017 min mm Insulation distance through insulation
Tracking Resistance (Comparative Tracking Index) CTI >400 V DIN IEC 112/VDE 0303 Part 1
Isolation Group II Material Group (Table 1 in DIN VDE 0110,1/89)

Rev. D | Page 6 of 18
Data Sheet ADM2483
VDE V 0884-10 INSULATION CHARACTERISTICS
This isolator is suitable for reinforced electrical isolation only within this safety limit data. Maintenance of this safety data shall be ensured
by means of protective circuits.
An asterisk (*) on the physical package denotes VDE V 0884-10 approval for 560 V peak working voltage.

Table 8.
Description Symbol Characteristic Unit
Installation Classification per DIN VDE 0110 for Rated Mains Voltage
≤150 V rms I to IV
≤300 V rms I to III
≤400 V rms I to II
Climatic Classification 40/100/21
Pollution Degree (Table 1 in DIN VDE 0110) 2
Maximum Working Insulation Voltage VIORM 560 VPEAK
Input to Output test Voltage, Method b1 VPR 1050 VPEAK
VIORM × 1.875 = VPR, 100% Production Tested
tm = 1 sec, Partial Discharge <5 pC
Input-to-Output Test Voltage, Method a
(After Environmental Tests, Subgroup 1)
VIORM × 1.6 = VPR, tm = 60 sec, Partial Discharge <5 pC 896 VPEAK
(After Input and/or Safety Test, Subgroup 2/3)
VIORM × 1.2 = VPR, tm = 60 sec, Partial Discharge <5 pC VPR 672 VPEAK
Highest Allowable Overvoltage
(Transient Overvoltage, tTR = 10 sec) VTR 4000 VPEAK
Safety-Limiting Values (Maximum Value Allowed in the Event of a Failure. See Figure 23.)
Case Temperature TS 150 °C
Input Current IS, INPUT 265 mA
Output Current IS, OUTPUT 335 mA
Insulation Resistance at TS, VIO = 500 V RS >109 Ω

Rev. D | Page 7 of 18
ADM2483 Data Sheet

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

VDD1 1 16 VDD2

GND11 2 15 GND21

RxD 3 14 NC
ADM2483
RE 4 TOP VIEW 13 B

DE 5 (Not to Scale) 12 A
TxD 6 11 NC

PV 7 10 NC

GND11 8 9 GND21

NC = NO CONNECT
1 PIN 2 AND PIN 8 ARE INTERNALLY CONNECTED.

04736-002
EITHER OR BOTH MAY BE USED FOR GND1.
PIN 9 AND PIN 15 ARE INTERNALLY CONNECTED.
EITHER OR BOTH MAY BE USED FOR GND2.

Figure 2. Pin Configuration

Table 9. Pin Function Descriptions

Pin No. Mnemonic Description
1 VDD1 Power Supply (Logic Side).
2, 8 GND1 Ground (Logic Side).
3 RxD Receiver Output Data. When enabled, if (A − B) ≥ −30 mV, then RxD = high. If (A − B) ≤ −200 mV, then
RxD = low. This is a tristate output when the receiver is disabled, that is, when RE is driven high.
4 RE Receiver Enable Input. This is an active-low input. Driving this input low enables the receiver, and
driving it high disables the receiver.
5 DE Driver Enable Input. Driving the input high enables the driver, and driving it low disables the driver.
6 TxD Transmit Data Input. Data to be transmitted by the driver is applied to this input.
7 PV Power_Valid. Used during power-up and power-down. See the Applications Information section.
9, 15 GND2 Ground (Bus Side).
10, 11, 14 NC No Connect.
12 A Noninverting Driver Output/Receiver Input. When the driver is disabled, or when VDD1 or VDD2 is
powered down, Pin A is put into a high impedance state to avoid overloading the bus.
13 B Inverting Driver Output/Receiver Input. When the driver is disabled, or when VDD1 or VDD2 is powered
down, Pin B is put into a high impedance state to avoid overloading the bus.
16 VDD2 Power Supply (Bus Side).

Rev. D | Page 8 of 18
Data Sheet ADM2483

TEST CIRCUITS

VCC

A
RL
R
0V OR 3V S1 S2
VOD DE

04736-006
CL
B

04736-003
R VOC VOUT
DE IN

Figure 3. Driver Voltage Measurement Figure 6. Driver Enable/Disable

375Ω
A

VOD3 60Ω VTEST RE VOUT

B

04736-007
04736-004

375Ω CL

Figure 4. Driver Voltage Measurement Figure 7. Receiver Propagation Delay

+1.5V VCC

S1
A CL1 RL
–1.5V
RE S2
RLDIFF

04736-008
CL
04736-005

B CL2 VOUT
RE IN

Figure 5. Driver Propagation Delay Figure 8. Receiver Enable/Disable

Rev. D | Page 9 of 18
ADM2483 Data Sheet

SWITCHING CHARACTERISTICS
VDD1
0.7VDD1
0.5VDD1 0.5VDD1
DE 0.5VDD1 0.5VDD1
0V
tPLH
tPHL 0.3VDD1
B tZL tLZ
1/2VO
VO

A, B 2.3V
A VOL + 0.5V
tSKEW = |tPLH – tPHL| VOL
VOH
90% POINT 90% POINT tZH tHZ
VOH
A, B
10% POINT 10% POINT A, B VOH – 0.5V

04736-011
VOL 2.3V

04736-009
tR tF 0V

Figure 9. Driver Propagation Delay, Rise/Fall Timing Figure 11. Driver Enable/Disable Timing

0.7VDD1

0.5VDD1 0.5VDD1
RE
0.3VDD1

tZL tLZ
A–B
0V 0V

RxD 1.5V
VOL + 0.5V
O/P LOW
tPLH tPHL VOL
tZH tHZ
VOH
O/P HIGH
VOH
RxD RxD VOH – 0.5V
1.5V tSKEW = |tPLH – tPHL| 1.5V

04736-012
1.5V
04736-010

VOL 0V

Figure 10. Receiver Propagation Delay Figure 12. Receiver Enable/Disable Timing

Rev. D | Page 10 of 18
Data Sheet ADM2483

TYPICAL PERFORMANCE CHARACTERISTICS

1.6 0.32
IDD1_RCVR_ENABLE @ 5.5V
1.4
0.30

1.2
SUPPLY CURRENT (mA)

OUTPUT VOLTAGE (V)

0.28
1.0

0.8 0.26
IDD2_DE_ENABLE @ 5.5V
0.6
0.24

0.4
0.22
0.2

04736-031
04736-038
0 0.20
–40 25 85 –40 –25 –10 5 20 35 50 65 80
TEMPERATURE (°C) TEMPERATURE (°C)

Figure 13. Unloaded Supply Current vs. Temperature Figure 16. Receiver Output Low Voltage vs. Temperature, I = –4mA

120 4.78

100 4.76
OUTPUT CURRENT (mA)

OUTPUT VOLTAGE (V)

80 4.74

60 4.72

40 4.70

20 4.68
04736-014

04736-032
0 4.66
0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 –40 –25 –10 5 20 35 50 65 80
OUTPUT VOLTAGE (V) TEMPERATURE (°C)

Figure 14. Output Current vs. Driver Output Low Voltage Figure 17. Receiver Output High Voltage vs. Temperature, I = 4 mA

90

–10 80
DRIVER OUTPUT CURRENT (mA)

70
–30
OUTPUT CURRENT (mA)

60

–50 50

40
–70
30

20
–90
04736-013
04736-015

10

–110 0
0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0
OUTPUT VOLTAGE (V) DIFFERENTIAL OUTPUT VOLTAGE (V)

Figure 15. Output Current vs. Driver Output High Voltage Figure 18. Driver Output Current vs. Differential Output Voltage

Rev. D | Page 11 of 18
ADM2483 Data Sheet
460
tP_BLH @
VDD1 = VDD2 = 5.0V
440 1
tP_AHL @
VDD1 = VDD2 = 5.0V
420
TIME (ns)

400
tP_BHL @
VDD1 = VDD2 = 5.0V
380
tP_ALH @
VDD1 = VDD2 = 5.0V
2
360

04736-034

04736-022
4
340
–40 25 85 CH1 5.00V CH2 1.00V M200ns A CH1 3.10V
TEMPERATURE (°C) CH3 1.00V CH4 5.00V T 1.33600µs

Figure 19. Driver Propagation Delay vs. Temperature Figure 21. Driver/Receiver Propagation Delay High to Low

800
RCVR PROP
HL/VDD1 = VDD2 = 5.0V
700

1
600

RCVR PROP
500 LH/VDD1 = VDD2 = 5.0V
TIME (ns)

400

300

200
2
100
04736-035

04736-023
4
0
–40 25 85 CH1 5.00V CH2 1.00V M200ns A CH1 3.10V
TEMPERATURE (°C) CH3 1.00V CH4 5.00V T 360.000ns

Figure 20. Receiver Propagation Delay vs. Temperature Figure 22. Driver/Receiver Propagation Delay Low to High

Rev. D | Page 12 of 18
Data Sheet ADM2483
350 35

300 30
SAFETY-LIMITING CURRENT (mA)

OUTPUT CURRENT (mA)

250 25
BUS SIDE
200 20

150 15
LOGIC SIDE
100 10

50 5

04736-037
04736-024
0 0
0 50 100 150 200 0 0.25 0.50 0.75 1.00 1.25 1.50 1.75 2.00 2.25
CASE TEMPERATURE (°C) OUTPUT VOLTAGE (V)

Figure 23. Thermal Derating Curve, Dependence of Safety-Limiting Values Figure 25. Output Current vs. Receiver Output Low Voltage
with Case Temperature per VDE V 0884

–5
OUTPUT CURRENT (mA)

–10

–15

–20

–25
04736-036

–30
3.0 3.2 3.4 3.6 3.8 4.0 4.2 4.4 4.6 4.8 5.0
OUTPUT VOLTAGE (V)

Figure 24. Output Current vs. Receiver Output High Voltage

Rev. D | Page 13 of 18
ADM2483 Data Sheet

CIRCUIT DESCRIPTION
ELECTRICAL ISOLATION iCoupler Technology
In the ADM2483, electrical isolation is implemented on the The digital signals are transmitted across the isolation barrier
logic side of the interface. Therefore, the part has two main using iCoupler technology. This technique uses chip-scale
sections: a digital isolation section and a transceiver section (see transformer windings to couple the digital signals magnetically
Figure 26). Driver input and data enable signals, applied to the from one side of the barrier to the other. Digital inputs are
TxD and DE pins, respectively, and referenced to logic ground encoded into waveforms that are capable of exciting the
(GND1), are coupled across an isolation barrier to appear at the primary transformer winding. At the secondary winding, the
transceiver section referenced to isolated ground (GND2). induced waveforms are then decoded into the binary value that
Similarly, the receiver output, referenced to isolated ground in was originally transmitted.
the transceiver section, is coupled across the isolation barrier to
appear at the RxD pin referenced to logic ground.

VDD1 VDD2

ISOLATION
BARRIER

A
TxD ENCODE DECODE D
B

DE ENCODE DECODE

RxD ENCODE DECODE R

RE

04736-025
DIGITAL ISOLATION TRANSCEIVER

GND1 GND2

Figure 26. ADM2483 Digital Isolation and Transceiver Sections

Rev. D | Page 14 of 18
Data Sheet ADM2483
TRUTH TABLES
The following truth tables use these abbreviations: THERMAL SHUTDOWN
Letter Description The ADM2483 contains thermal shutdown circuitry that
H High level protects the part from excessive power dissipation during fault
L Low level conditions. Shorting the driver outputs to a low impedance
X Irrelevant source can result in high driver currents. The thermal sensing
Z High impedance (off ) circuitry detects the increase in die temperature under this
NC Disconnected condition and disables the driver outputs. This circuitry is
designed to disable the driver outputs when a die temperature
of 150°C is reached. As the device cools, the drivers are re-enabled
Table 10. Transmitting at a temperature of 140°C.
Supply Status Inputs Outputs TRUE FAIL-SAFE RECEIVER INPUTS
VDD1 VDD2 DE TxD A B
The receiver inputs have a true fail-safe feature, which ensures
On On H H H L
that the receiver output is high when the inputs are open or
On On H L L H
shorted. During line-idle conditions, when no driver on the bus
On On L X Z Z
is enabled, the voltage across a terminating resistance at the
On Off X X Z Z
receiver input decays to 0 V. With traditional transceivers,
Off On X X Z Z receiver input thresholds specified between −200 mV and
Off Off X X Z Z +200 mV mean that external bias resistors are required on the
A and B pins to ensure that the receiver outputs are in a known
state. The true fail-safe receiver input feature eliminates the
Table 11. Receiving need for bias resistors by specifying the receiver input threshold
Supply Status Inputs Outputs between −30 mV and −200 mV. The guaranteed negative
VDD1 VDD2 A − B (V) RE RxD threshold means that when the voltage between A and B decays
On On >−0.03 L or NC H to 0 V, the receiver output is guaranteed to be high.
On On <−0.2 L or NC L MAGNETIC FIELD IMMUNITY
−0.2 < A − B <
On On −0.03 L or NC Indeterminate Because iCouplers use a coreless technology, no magnetic
On On Inputs open L or NC H components are present, and the problem of magnetic
On On X H Z saturation of the core material does not exist. Therefore,
On Off X L or NC H iCouplers have essentially infinite dc field immunity. The
Off On X L or NC H analysis that follows defines the conditions under which this
Off Off X L or NC L might occur. The ADM2483’s 3 V operating condition is
examined because it represents the most susceptible mode of
operation.
POWER-UP/POWER-DOWN CHARACTERISTICS The limitation on the iCoupler’s ac magnetic field immunity is
The power-up/power-down characteristics of the ADM2483 are set by the condition in which the induced error voltage in the
in accordance with the supply thresholds shown in Table 12. receiving coil (the bottom coil in this case) is made sufficiently
Upon power-up, the ADM2483 output signals (A, B, and RxD) large, either to falsely set or reset the decoder. The voltage
reach their correct state once both supplies exceed their induced across the bottom coil is given by
thresholds. Upon power-down, the ADM2483 output signals  − dβ 
 ∑ πrn ; n = 1, 2, ... , N
2
V =
retain their correct state until at least one of the supplies drops  dt 
below its power-down threshold. When the VDD1 power-down
where if the pulses at the transformer output are greater than
threshold is crossed, the ADM2483 output signals reach their
1.0 V in amplitude:
unpowered states within 4 µs.
β = magnetic flux density (gauss)
Table 12. Power-Up/Power-Down Thresholds N = number of turns in receiving coil
Supply Transition Threshold (V) rn = radius of nth turn in receiving coil (cm)
VDD1 Power-up 2.0
The decoder has a sensing threshold of about 0.5 V; therefore,
VDD1 Power-down 1.0 there is a 0.5 V margin in which induced voltages can be
VDD2 Power-up 3.3 tolerated.
VDD2 Power-down 2.4
Given the geometry of the receiving coil and an imposed

Rev. D | Page 15 of 18
ADM2483 Data Sheet
requirement that the induced voltage is, at most, 50% of the 1000.00

0.5 V margin at the decoder, a maximum allowable magnetic DISTANCE = 1m

MAXIMUM ALLOWABLE CURRENT (kA)

field is calculated, as shown in Figure 27. 100.00
100.000
DISTANCE = 5mm
10.00
MAXIMUM ALLOWABLE MAGNETIC

10.000
DISTANCE = 100mm
FLUX DENSITY (kGAUSS)

1.00
1.000

0.10
0.100

04736-028
0.01
1k 10k 100k 1M 10M 100M
0.010 MAGNETIC FIELD FREQUENCY (Hz)

04736-027
Figure 28. Maximum Allowable Current for Various
0.001
Current-to-ADM2483 Spacings
1k 10k 100k 1M 10M 100M
MAGNETIC FIELD FREQUENCY (Hz) At combinations of strong magnetic field and high frequency,
Figure 27. Maximum Allowable External Magnetic Flux Density any loops formed by printed circuit board traces could induce
large enough error voltages to trigger the thresholds of
For example, at a magnetic field frequency of 1 MHz, the
succeeding circuitry. To avoid this possibility, care should be
maximum allowable magnetic field of 0.2 kGauss induces a
taken in the layout of such traces.
voltage of 0.25 V at the receiving coil. This is about 50% of the
sensing threshold and does not cause a faulty output transition.
Similarly, if such an event occurs during a transmitted pulse and
is the worst-case polarity, it reduces the received pulse from
>1.0 V to 0.75 V. This is well above the 0.5 V sensing threshold
of the decoder.
These magnetic flux density values are shown in Figure 28,
using more familiar quantities such as maximum allowable
current flow, at given distances away from the ADM2483
transformers.

Rev. D | Page 16 of 18
Data Sheet ADM2483

APPLICATIONS INFORMATION
POWER_VALID INPUT ISOLATED POWER SUPPLY CIRCUIT
To avoid chatter on the A and B outputs caused by slow power- The ADM2483 requires isolated power capable of 5 V at
up and power-down transients on VDD1 (>100 μs/V), the 100 mA to be supplied between the VDD2 and GND2 pins. If no
ADM2483 features a power_valid (PV) digital input. This pin suitable integrated power supply is available, a discrete circuit,
should be driven low until VDD1 exceeds 2.0 V. When VDD1 is such as the one in Figure 30, can be used. A center-tapped
greater than 2.0 V, the pin should be driven high. Conversely, transformer provides electrical isolation. The primary winding
upon power-down, the PV should be driven low before VDD1 is excited with a pair of square waveforms that are 180° out of
reaches 2.0 V. phase with each other. A pair of Schottky diodes and a
smoothing capacitor are used to create a rectified signal from
The power_valid input can be driven, for example, by the
the secondary winding. The ADP667 linear voltage regulator
output of a system reset circuit such as the ADM809Z, which
provides a regulated power supply to the ADM2483’s bus-side
has a threshold voltage of 2.32 V.
circuitry.
VDD1
To create the pair of square waves, a D-type flip-flop with
complementary Q/Q outputs is used. The flip-flop can be
VDD1
connected so that output Q follows the clock input signal. If no
RESET
ADM2483 local clock signal is available, a simple digital oscillator can be
ADM809Z PV
implemented with a hex-inverting Schmitt trigger and a resistor
GND1
and capacitor. In this case, values of 3.9 kΩ and 1 nF generate a
364 kHz square wave. A pair of discrete NMOS transistors,
2.32V 2.32V switched by the Q/Q flip-flop outputs, conduct current through
VDD1 2.0V 2.0V
the center tap of the primary transformer, winding in an
alternating fashion.
tPOR
04736-029

RESET

Figure 29. Driving PV with ADM809Z

VCC
100nF ISOLATION
3.9k BARRIER
BS107A SD103C
VCC 5V
PR CLR IN OUT
100nF VCC 22F
D Q ADP667
74HC74A
BS107A SET GND SHDN
CLK Q
74HC14 78253
SD103C
1nF
VCC

VDD1 VDD2

ADM2483
04736-030

GND1 GND2

Figure 30. Isolated Power Supply Circuit

Rev. D | Page 17 of 18
ADM2483 Data Sheet

OUTLINE DIMENSIONS
10.50 (0.4134)
10.10 (0.3976)

16 9
7.60 (0.2992)
7.40 (0.2913)

1 10.65 (0.4193)
8
10.00 (0.3937)

1.27 (0.0500) 0.75 (0.0295)

BSC 45°
2.65 (0.1043) 0.25 (0.0098)
0.30 (0.0118) 2.35 (0.0925)
8°
0.10 (0.0039) 0°
COPLANARITY
0.10 0.51 (0.0201) SEATING 1.27 (0.0500)
PLANE 0.33 (0.0130)
0.31 (0.0122) 0.20 (0.0079) 0.40 (0.0157)

COMPLIANT TO JEDEC STANDARDS MS-013-AA

03-27-2007-B
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 31. 16-Lead Standard Small Outline Package [SOIC_W]

Wide Body
(RW-16)
Dimensions shown in millimeters and (inches)

ORDERING GUIDE
Model1, 2 Data Rate (kbps) Temperature Range Package Description Package Option
ADM2483BRW 500 −40°C to +85°C 16-Lead, Wide Body SOIC_W RW-16
ADM2483BRW-REEL 500 −40°C to +85°C 16-Lead, Wide Body SOIC_W RW-16
ADM2483BRWZ 500 −40°C to +85°C 16-Lead, Wide Body SOIC_W RW-16
ADM2483BRWZ-REEL 500 −40°C to +85°C 16-Lead, Wide Body SOIC_W RW-16
EVAL-ADM2483EBZ ADM2483 Evaluation Board
1
Z = RoHS Compliant Part.
2
-REEL suffix designates a 13-inch (1,000 units) tape-and-reel option.

©2004–2016 Analog Devices, Inc. All rights reserved. Trademarks and

registered trademarks are the property of their respective owners.
D04736-0-9/16(E)

Rev. D | Page 18 of 18