TOPICS COVERED

• Bistables
• R-S Bistables
• D-type Bistables
• J-K Bistables
COMBINATIONAL LOGIC CIRCUITS
• A combinational logic circuit is defined as a circuit in which
the outputs at any instant are dependent only upon the inputs
present at that instant.
• Examples – Adders, subtractors, decoders, multiplexers.
SEQUENTIAL LOGIC CIRCUITS
• A sequential circuits is defined as a circuit in which the outputs at any
instant are dependent not only upon the present inputs, but also upon
the past history or sequence of inputs.
• In order to preserve past history of inputs, sequential circuits are said
to have memory.

Examples include counters,

registers etc.
BISTABLES
• All memory elements consist of a basic bistable element.
• The basic bistable element has two stable conditions or states.

0 1 1 0

1 0 0 1
BISTABLES
• As a result of having two stable conditions, the basic bistable element
is used to store binary symbols.
• In the case of positive logic, when the output line Q is 1, the element is
said to be storing 1.
• When the output line Q is 0, the element is said to be storing 0.
• The two outputs are complementary.
When Q=0, 𝑄ത = 1
ത
When Q=1, 𝑄=0
R-S BISTABLES

• The simplest form of bistable is the R-S bistable.

• This device has
• two inputs SET and RESET
ത
• complementary outputs Q and 𝑄.
• A logic 1 applied to the SET input will cause the Q output to become (or remain
at) logic 1
• A logic1 applied to the RESET input will cause the Q output to become (or remain
at) logic 0.
• The bistable will remain in its present state until the application of another input.
OPERATION OF AN R-S BISTABLE
1 0 0 0

0
0 1 1

0 0 1
1

1 0 0 0
OPERATION OF AN R-S BISTABLE
1 0

1 0

• The above analysis yields contradictory results

• Hence, R=1, S=1 is an invalid and forbidden state
• R-S bistable cannot be used when both the input are at logic 1
TRUTH TABLE OF R-S BISTABLES
𝑆-ҧ 𝑅ത BISTABLE USING NAND GATES

SET
ഥ
𝑺

RESET
ഥ
𝑹
D-TYPE BISTABLES
• The D-type bistable has two inputs: D (standing for ‘data’ or ‘delay’)
and CLOCK (CLK).
• D-type bistable is a modified Set-Reset bistable with the addition of an
inverter to prevent the S and R inputs from being at the same logic
level.
WORKING OF A D-TYPE BISTABLE
• The D-type bistable consists of
• Input D that determines its next state and control.
• Input clock that determines when the D input is effective.
WORKING OF A D-BISTABLE
When clock=0 When clock=1, D=0
0 or 1 Q 0
0
0 1

ഥ
𝑸 1 1

INPUTS OUTPUTS COMMENTS

S R 𝑄𝑁+1 𝑄𝑁+1
0 0 Q Q Memory
0 1 0 1 Reset
1 0 1 0 Set
1 1 ? ? Forbidden
WORKING OF A D-TYPE BISTABLE
When clock=1, D=1
1
1

0
0

INPUTS OUTPUTS COMMENTS

S R 𝑄𝑁+1 𝑄𝑁+1
0 0 Q Q Memory
0 1 0 1 Reset
1 0 1 0 Set
1 1 ? ? Forbidden
TRUTH TABLE OF D-TYPE BISTABLE
INPUTS OUTPUTS COMMENTS
CLOCK D 𝑄𝑁+1 𝑄𝑁+1
0 X Q Q Memory
1 0 0 1 Reset
1 1 1 0 Set
TIMING DIAGRAM FOR A D-TYPE BISTABLE
J-K BISTABLES
• J-K bistables have
• two clocked inputs (J and K),
• two direct inputs (PRESET and CLEAR),
• a CLOCK input,
• ത
outputs (Q and 𝑄).

• A 0 on the PRESET input will set the Q output to 1 whereas a 0 on the

CLEAR input will set the Q output to 0
INPUT AND OUTPUT STATES (PRESET AND
CLEAR INPUTS)

INPUTS OUTPUT
COMMENTS
CLEAR PRESET 𝑄𝑁+1
0 0 ? Indeterminate
0 1 0 Q is reset
1 0 1 Q is set
1 1 Clocked operation Enables clocked
operation
 INPUT AND OUTPUT STATES (CLOCKED
OPERATION)

1 INPUTS OUTPUT COMMENTS

J K 𝑄𝑁+1
0 Q
0 0 Q No change in state of the Q
output
0 𝑄ത 0 1 0 Q is reset
1 1 0 1 Q is set
1 1 𝑄ത Q output changes to the
opposite state
CLOCKED OPERATION OF A J-K BISTABLE
1
INPUTS OUTPUT COMMENTS
0 0
J K 𝑄𝑁+1

0 0 Q No change in state of the Q

1 1 output
1
0 1 0 Q is reset
1 0 1 Q is set
1
1 1 𝑄ത Q output changes to the
1 1 opposite state

0 0

1
CLOCKED OPERATION OF J-K BISTABLE
INPUTS OUTPUT COMMENTS
J K 𝑄𝑁+1
1

𝑄ത 0 0 Q No change in state of the Q

1
output
0 1 0 Q is reset

Q
1 0 1 Q is set
1
1 1 𝑄ത Q output changes to the
1 opposite state
J-K Bistables can be configured in various ways
• Binary Dividers
• Four stage Binary Counters
• Four stage Shift Registers
• Latches
 Shift registers
• A shift register is a type of digital circuit, using a
cascade of flip-flops where the output of one
flip-flop is connected to the input of the next.
• They share a single clock signal, which causes
the data stored in the system to shift from one
location to the next.

09-02-2022 Logic Circuits 23

Operation of Shift Registers
Clock Serial Q3 Q2 Q1 Q0(Serial
Pulse In Out)
0 0 0 0 0 0
1 1 1 0 0 0
2 0 0 1 0 0
3 1 1 0 1 0 Data Entered
4 0 0 1 0 1
5 0 0 0 1 0
6 0 0 0 0 1
7 0 0 0 0 0 1 Register Cleared

09-02-2022 Logic Circuits 24

Register TYPE

• Serial In Serial Out(SISO)

• Serial In Parallel Out (SIPO)
• Parallel In Serial Out(PISO)
• Parallel In Parallel Out(PIPO)

09-02-2022 Logic Circuits 25

Four-stage shift register using J-K bistables

09-02-2022 Logic Circuits 26

 Fig: Timing diagram for the four-stage
shift register

09-02-2022 Logic Circuits 27

Counters
• A counter is a circuit that counts the number of
occurrence of an input. Each count, a binary number is
called a state of the counter.
• A counter counting in terms of n bits has 2n different
states. The number of different states of a counter is
known as the modulus of the counter. Thus an n-bit
counter is a modulo 2n counter.
• Counter circuits are primarily constituted of flip-flops,
along with combinational elements are used for the
generation of counter signals.

09-02-2022 Logic Circuits 28

Four-stage binary counter using J-K bistables

09-02-2022 Logic Circuits 29

 Fig: Timing diagram for the four-stage binary
counter

09-02-2022 Logic Circuits 30

Asynchronous Counters
The below figure shows a 3-bit (modulo 8) asynchronous counter.
Operation: All the flip flops are initially cleared. The clock pulses are
then applied with each clock pulse NT(1 to 0), Q toggles.
For each NT(1 to 0) of Q0, Q1 toggles ; similarly 1 to 0 transition of Q2
toggles.

09-02-2022 Logic Circuits 31

Operation of Asynchronous Counter
Input Q2 Q1 Q0
(Clock)
0 0 0 0
1 0 0 1
2 0 1 0
3 0 1 1
4 1 0 0
5 1 0 1
6 1 1 0
7 1 1 1
8 0 0 0
09-02-2022 Logic Circuits 32
• Data Representation
• Data Types
• Data Storage
• Microcontroller system

09-02-2022 Logic Circuits 33

09-02-2022 Logic Circuits 34
Nibble-A group of 4 Byte- A group of 8
bits or single hex bits WORD-A group of 16 bits
character Represented by 2 Represented by four
hex characters hexadecimal characters
Double word –A group of 32
bits
Represented using 8 hex
characters
To convert Byte in binary to hex-make groups of four bits
(nibble)- then represent each nibble in hex.
• Each hexadecimal number is represented using $
before the number or add H to the end of the number
Ex: $64=0110 0100 in binary =100 in decimal
$7FH = 0111 1111 in binary =127 in decimal
• Ex. A3 in hex = 1010 0011 in binary
• 11101000 in binary =E8 in hexadecimal
One byte of data can be stored at each address of the memory space in a microprocessor

For a 16 bit address bus, total memory locations =65,536

Within a byte, bits are numbered 0 (Least Significant Bit) to 7(Most Significant Bit)
For 16 bit words, 15 is the MSB bit

Negative(signed) numbers are represented using 2’s complement notation.

Here MSB indicates the sign of the number(1=negative, 0= positive)

Only bits 0 to 6 represent the magnitude of the number

Ex: signed 8 bit number 10000001 = -1(denary)

Data type Bits Range of values

Unsigned byte 8 0 to 255

Signed byte 8 -128 to +127

Unsigned word 16 0 to 65,535

Signed word 16 -32,768 to +32,767

Semiconductor ROM Semiconductor RAM CMOS RAM

• Provides storage for • Provides storage for • Data stored in RAM

the program code transient data, is lost when power
• Stores any variables used by switched off
permanent data the program • In CMOS RAM, data
• These are non- • Part of RAM is kept alive using a
volatile temporarily stores small battery
• They remain intact data while doing • It retains important
when power supply normal tasks data- time and date
is off
The data stored in the memory device is represented in
kilobytes(KB)
• 1 KiloByte= 1024 bytes . It is nearest power of 2.(210 =1024)

Semiconductor ROM capacity = address range xnumber of bits

stored at each address
• Ex: 2k x 8 bits(2KiloBytes) , 4k x 8 bits (4 Kilobytes)
The input port
• The input port signals can be derived from a number of sources,
including:
• switches (including momentary action push-buttons);
• sensors (producing logic-level compatible outputs);
• keypads (both encoded and unencoded types).

09-02-2022 Logic Circuits 43

The output port
• The output port signals can be connected to a number of devices,
including:
• LED indicators (both individual and multiple bar types);
• LED seven-segment displays (via a suitable interface);
• motors and actuators (both linear and rotary types) via a suitable
buffer/driver or a dedicated interface;
• relays (both conventional electromagnetic types and optically couple
solid-state types);
• transistor drivers and other solid-state switching devices.

09-02-2022 Logic Circuits 44

Input devices
• Input devices supply information to the computer system from the
outside world.
• In an ordinary personal computer, the most obvious input device is
the keyboard.
• Other input devices available on a PC are the mouse (pointing device),
scanner, and modem.

09-02-2022 Logic Circuits 45

Output devices
• Output devices are used to communicate information or actions from
a computer system to the outside world.
• In a personal computer system, the most common output device is
the flat-screen display.
• Other output devices include printers and modems.

09-02-2022 Logic Circuits 46

When the output and input signals are not logically compatible interface
circuits are needed
Also, when a load requires more current than is available from standard logic
device or output port
• They provide the additional current drive

Ex. Interface circuits allow a microcontroller to interface to an a.c

mains connected load. To control a central heating system