Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                

Esd - Day 2

Download as pdf or txt
Download as pdf or txt
You are on page 1of 45

DAY 2

Choosing The Right Processor for your


Embedded System Design

EMBEDDED SYSTEM DESIGN & IoT-Master Class


What You will learn Today?

✓ Difference between Mp/Mc DSP,CPLD,FPGA and SoC


✓ Selection of Packages
✓ Processor Selection Criteria
✓ Hardware Design Flow
✓ Software Design Flow
✓ Simulation , Evaluation and Emulation
About Pantech
✓ Started in the Year 2004
✓ Lab equipments and Sensor Interface
✓ Manufacturer of Brainsense EEG Headset
✓ Reconfigurable Algorithms on AI
✓ Manufacture of AI development Boards
✓ Power electronics, Fuel cell and Renewable Energy trainers

www.pantechsolutions.net
About me

My Primary Expertise
Microcontroller Architecture: 8051,PIC,AVR,ARM,MSP430,PSOC3
DSP Architecture: Blackfin,C2000,C6000,21065L Sharc
FPGA: Spartan,Virtex,Cyclone
Image Processing Algorithms: Image/Scene Recognition, Machine Learning, Computer Vision, Deep Learning,
Pattern Recognition, Object Classification ,Image Retrieval, Image enhancement and denoising.
Neural Networks : SVM,RBF,BPN
Cryptography :RSA,DES,3DES,Ellipti curve,Blowfish,Diffe Hellman
Compilers: Keil,Visual DSP++,CCS, Xilinx Platform studio,ISE, Matlab, Open CV
https://www.linkedin.com/in/jeevarajan/ www.pantechsolutions.net
Announcement
● Attendance Link at End of the Session
● Minimum attendance required for an E-Certificate is 27
Days. Attendance link will be valid for 1 hrs. after the
event.
● For Internship Candidates no attendance required ,it will
be accessed from the LMS Portal.
(learn.pantechsolutions.net)
● Recorded Video Streaming for LAB classes to improve
Learning Experience
● Videos will be removed from Youtube after 3-5 Days
Day 2
Choosing the Right Processor for
Embedded System Design
Mindset Lesson for the Day
Strangest Secret in the World –Earl Nightingale
https://www.youtube.com/watch?v=uxS3txeXT7s
https://www.youtube.com/watch?v=uxS3txeXT7s

“You become What you Think about all day long”

“If you think in Positive terms


you will get Positive Results”.
“If you think in Negative terms ,
you will get Negative Results”

www.pantechsolutions.net
For learning hub visit learn.pantechsolutions.net
Types of Processors and
Controllers
Dallas,philips
Texas,analog
DSP
devices,Motorolla,
Renesas,freescale,
Texas,Microchip
Microprocessors/
Microcontrollers (8/16/32) SOC

QUALCOMM
ASIC BROADCOMM
GENERAL PURPOSE
CPLD/FPGA PROCESSORS INTEL
(CPU Vs GPU)
Xilinx,Altera
Lattice,Actel Intel,AMD,Nvidia

GPU TPU
Microprocessor Basic
CONTROL

ADDRESS Keyboard
BOOT Screen
CPU ROM Instruction Data UART
(program) RAM Transducers
Used at ROM Parallel
startup interface
etc

Microprocessor, must have external peripherals to


DATA
Interact with outside world,It is obsolete
Micro controller

CPU
Basic Features of DSPs

✓Digital Signal Processor is mathematics on chip.


✓ DSPs usually run applications with hard real-time constraints:
✓ DSPs usually process infinite continuous data streams.
✓MAC Capability
✓DSP processors are microprocessors designed for efficient
mathematical manipulation of digital signals.
Why do we need DSP processors?
● Microcontrollers are control oriented ,DSP are data path oriented
● Use a GPP processor when the following are required:

○ Large memory.

○ Advanced operating systems.


● Use a DSP processor when the following are required:

➢ Precision

➢ Cost saving.

➢ Smaller size.

➢ Low power consumption.

➢ Processing of signals in real-time.


CPLD Vs FPGA
CPLD Architecture

✓Logic blocks

✓ I/O blocks

✓Clock routing
✓Routing matrix
FPGA Architecture

✓Logic blocks
✓I/O blocks
✓Clock routing
✓Routing matrix
✓Memory
✓Multipliers /DSP blocks
✓Processor core
FPGA Technologies
DSP Vs FPGA
When to use DSP in
FPGA
✓ Higher Performance
Parallel algorithm implementation
✓ Customizable Design
Optimize for speed and cost
✓ System Integration
Less board real estate
Less chips could mean less system cost
Traditional embedded system
design using DSP
Power Supply
Ethernet Audio CLK
CLK
MAC Codec
GP I/O Interrupt
Controller
Timer
Address
Decode
Unit CPU UART L
(uP / DSP) Co-
Memory custom C
CLK Proc.
Controller IF-logic

SRAM SRAM SRAM Display


SDRAM SDRAM Controller
Next Step...

Power Supply
Ethernet Audio CLK
CLK
MAC FPGA Codec
GP I/O Interrupt
Controller
Timer
Address
Decode
Unit CPU UART L
(uP / DSP) Co-
Memory custom C
CLK Proc.
Controller IF-logic

SRAM SRAM SRAM Display


SDRAM SDRAM Controller
Configurable system on Chip-
CSoC
Audio
Codec EPROM

Power Supply

L
C

SRAM SRAM SRAM SDRAM SDRAM


Multicore Processor -SoC
2 or More Independent Processors in 1 Package

Symmetric Multiprocessing
✓ Number of Identical Processors

✓ Common Shared Memory

✓ One Operating System

Asymmetric Multiprocessing
✓ Different Processors, Instruction Sets

✓ Different Operating Systems

✓ Possibly Without Shared Memory


AMP-TI OMAP

➢Processors Need Not be Identical


➢Processor Specialization May Increase Performance.
➢T.I.’s OMAP•General Purpose Processor+Digital Signal Processor(“DSP”)
How FPGA Is Different From ASICs
● ASIC (Application-Specific Integrated
Circuit)
○ Special chip purpose-built for an application

○ E.g., ASIC bitcoin miner, Intel neural network


accelerator

○ Function cannot be changed once expensively built

● + FPGAs can be field-programmed


○ Function can be changed completely whenever

○ FPGA fabric emulates custom circuits


Comparison

Cost

Performance
Selection of packages

SOLDERING
IRON
DIP QFP SOIC
SOLDERING
STATION

BGA
PLCC

OVEN
Processor selection Criteria
✓ Development tools
✓ Number of I/O’s
✓ Performance
✓ Cost
✓ Operating systems
✓ Hardware tools
✓ Peripherals
✓ Power consumption
✓ Supplier reputation
Hardware Design Flow

SCHEMATIC DESIGN LAYOUT DESIGN

ASSEMBLY & TESTING


Schematic Design
Consideration
● Power supply design (Webench designer TI)
● Use Ground Splitting if the Design contains
any analog Parts(High speed ADC and DAC)
● Proper Calculation of Decoupling Capacitors
for VCC
● ESD protection Diodes for esd sensitive IC’s
Layout Design
Considerations
● Check Footprints
● Placement of Components as per schematics
● Placement of decoupling capacitors close to VCC
● Length Matching for High Speed Memories
● Avoid Right angle traces during routing
● Place High speed memory close to the Processor
Software Design Flow
Simulation Evaluation

Emulation
Cabinet design

3D Printer Laser cutting


CNC
Test JIG
Recap of Designing an Embedded System
Choose Idea

Decide application, Features,


cost of the product

Select the right processor


C/ASM/GRAPHICAL
and packages

Design and fabricate PCB

Components Assembly

Integration

Testing
Difference between YouTube & Internship

999 Rs
Embedded System Design & IOT
Master Class(30 Days)
1. ✅ 8051 Architecture (5 Days)
2. ✅ PIC Architecture(5 Days)
3. ✅ARM7-LPC2148(5 Days)
4. ✅LPC4088 CortexM4(5 Days)
5. ✅NodeMCU / ESP32(5 Days)

999 Rs
IOT Master Class(30 Days)

● ✅IoT Theory (5 Days)


● ✅Thingspeak (5 Days)
● ✅Microsoft Azure IoT(5 Days)
● ✅AWS(10 Days)
● ✅Projects and Case Studies (5 Days)

999 Rs
Master class on
Embedded C Programming(30 DAYS)

999 Rs
PCB DESIGN MASTER CLASS(10 DAYS)

Tool used : OrCAD/ Allegro

✓Schematic Symbol Creation


✓Schematic Design
✓PCB Footprint creation
✓Layout Design
✓Setting Routing Constraints
✓3D Model
✓PCB Layout
✓Gerber Creation

499 Rs
Launch offer ( 4 Courses ->100 Hrs
of Learning (I hr Per Day)

4495 Rs999 Rs
This is what you Get @ 999 Rs
130 Days of Learning

You can Design your Own 2 Layer Microcontroller Board

Life time Community access (Coaching in Mindset ,Technical and soft skills)
(hub.warriorsway.in)
Entrepreneurs Coaching on Warriorsway Hub

4 Internship Certificate (E-Certificate for all the Four Courses)

Hackathons on Every Week –ZOOM PLATFORM- (LIFE TIME ACCESS)

VIP Telegram Group for -30 Days Challenge – Will be active Only for 30 Days Challenge for

Task and Activity


How to Become a Successful
Embedded Engineer

www.pantechsolutions.net
For learning hub visit learn.pantechsolutions.net
Q&A
Thank You

You might also like