EX#1
EX#1
EX#1
2. While constructing a cascode stage, a student adventurously swaps the collector and base terminals
of the degeneration transistor, arriving at the circuit shown in Fig. 2.
a. Assuming both transistors operate in the active region, determine the output impedance of the
circuit.
b. Compare the result with that of a cascode stage for a given bias current (IC1) and explain why
this is generally not a good idea.
3. The cascode current source shown in Fig. 3 must be designed for a bias current of 0.5 mA. Assume
nCox = 100 A/V2 and VTH = 0.4 V.
a. Neglecting channel-length modulation compute the required value of Vb2. What is the minimum
tolerable value of Vb1 if M2 must remain in saturation?
b. Assuming = 0.1 V-1, calculate the output impedance of the circuit.
5. Design the CMOS cascode amplifier of Fig. 5 for a voltage gain of 200 and a power budget of 2
mW with VDD = 1.8 V. Assume (W/L)2 = (W/L)3 = (W/L)4 = 20/0.18 and p = 2n = 0.2 V-1. Determine
the required DC levels of Vin and Vb3 and find (W/L)1. For simplicity, assume Vb1 = Vb2 = 0.9 V.
6. We wish to generate two currents equal to 50 A and 230 A from a reference of 130 A. Design
an npn current mirror for this purpose. Neglect the base currents.
7. Calculate Icopy in each of the circuits shown in Fig. 6. Assume all of the transistors operate in
saturation.
Figure 1
Figure 2 Figure 3
Figure 4
Figure 5
Figure 6
Page 2 of 2