Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                

Three-Wire Serial Eeprom: Features

Download as pdf or txt
Download as pdf or txt
You are on page 1of 17

Features

• Low-voltage and Standard-voltage Operation


– 2.7 (VCC = 2.7V to 5.5V)
– 1.8 (VCC = 1.8V to 5.5V)
• User Selectable Internal Organization
– 16K: 2048 x 8 or 1024 x 16
• Three-wire Serial Interface
• Sequential Read Operation
• Schmitt Trigger, Filtered Inputs for Noise Suppression
• 2 MHz Clock Rate (5V) Compatibility


Self-timed Write Cycle (10 ms max)
High Reliability
Three-wire
– Endurance: 1 Million Write Cycles
– Data Retention: 100 Years
Serial
• Automotive Devices Available
• 8-lead JEDEC PDIP, 8-lead JEDEC SOIC, 8-lead mini-MAP (MLP 2x3), and 8-lead TSSOP EEPROM
Packages
• Die Sales: Wafer Form, Waffle Pack and Bumped Wafers 16K (2048 x 8 or 1024 x 16)

Description
The AT93C86A provides 16384 bits of serial electrically erasable programmable read
AT93C86A
only memory (EEPROM), organized as 1024 words of 16 bits each when the ORG pin
is connected to VCC and 2048 words of eight bits each when it is tied to ground. The
device is optimized for use in many industrial and commercial applications where low-
power and low-voltage operations are essential. The AT93C86A is available in space
Preliminary
saving 8-lead PDIP, 8-lead JEDEC SOIC, 8-lead mini-MAP (MLP 2x3) , and 8-lead
TSSOP packages.
8-lead PDIP

CS 1 8 VCC
Table 1. Pin Configurations SK 2 7 DC
Pin Name Function DI 3 6 ORG
DO 4 5 GND
CS Chip Select
SK Serial Data Clock 8-lead SOIC
DI Serial Data Input
CS 1 8 VCC
DO Serial Data Output SK 2 7 DC
DI 3 6 ORG
GND Ground DO 4 5 GND

VCC Power Supply


8-lead TSSOP
ORG Internal Organization
CS 1 8 VCC
DC Don’t Connect SK 2 7 DC
DI 3 6 ORG
DO 4 5 GND

mini-MAP (MLP 2x3)

VCC 8 1 CS
DC 7 2 SK
ORG 6 3 DI
GND 5 4 DO

Bottom View
Rev. 3408F–SEEPR–11/05

1
The AT93C86A is enabled through the Chip Select pin (CS), and accessed via a three-
wire serial interface consisting of Data Input (DI), Data Output (DO), and Shift Clock
(SK). Upon receiving a Read instruction at DI, the address is decoded and the data is
clocked out serially on the data output pin DO. The Write cycle is completely self-timed
and no separate Erase cycle is required before Write. The Write cycle is only enabled
when the part is in the Erase/Write Enable state. When CS is brought “high” following
the initiation of a Write cycle, the DO pin outputs the Ready/Busy status of the part. The
AT93C86A is available in a 2.7V to 5.5V version.

Absolute Maximum Ratings*


Operating Temperature......................................−55°C to +125°C *NOTICE: Stresses beyond those listed under “Absolute
Maximum Ratings” may cause permanent dam-
Storage Temperature .........................................−65°C to +150°C age to the device. This is a stress rating only and
functional operation of the device at these or any
Voltage on any Pin other conditions beyond those indicated in the
with Respect to Ground ........................................ −1.0V to +7.0V operational sections of this specification is not
implied. Exposure to absolute maximum rating
Maximum Operating Voltage .......................................... 6.25V conditions for extended periods may affect
device reliability
DC Output Current........................................................ 5.0 mA

Figure 1. Block Diagram


Vcc GND

MEMORY ARRAY
ADDRESS
ORG 2048 x 8 DECODER
OR
1024 x 16

DATA
REGISTER

DI OUTPUT
BUFFER
MODE
DECODE
CS LOGIC

CLOCK DO
SK GENERATOR

Note: When the ORG pin is connected to Vcc, the x 16 organization is selected. When it is connected to ground, the x 8 organization
is selected. If the ORG pin is left unconnected and the application does not load the input beyond the capability of the internal 1
Meg ohm pullup, then the x 16 organization is selected. This feature is not available on the 1.8V devices.

2 AT93C86A [Preliminary]
3408F–SEEPR–11/05
AT93C86A [Preliminary]

Table 2. Pin Capacitance(1)


Applicable over recommended operating range from TA = 25°C, f = 1.0 MHz, VCC = +5.0V (unless otherwise noted)
Symbol Test Conditions Max Units Conditions
COUT Output Capacitance (DO) 5 pF VOUT = 0V
CIN Input Capacitance (CS, SK, DI) 5 pF VIN = 0V
Note: 1. This parameter is characterized and is not 100% tested.

Table 3. DC Characteristics
Applicable over recommended operating range from: TAI = −40°C to +85°C, VCC = +1.8V to +5.5V,
TAE = −40°C to +125°C, VCC = +1.8V to +5.5V (unless otherwise noted)
Symbol Parameter Test Condition Min Typ Max Unit
VCC1 Supply Voltage 1.8 5.5 V
VCC2 Supply Voltage 2.7 5.5 V
VCC3 Supply Voltage 4.5 5.5 V
READ at 1.0 MHz 0.5 2.0 mA
ICC Supply Current VCC = 5.0V
WRITE at 1.0 MHz 0.5 2.0 mA
ISB1 Standby Current VCC = 1.8V CS = 0V 0 0.1 µA
ISB2 Standby Current VCC = 2.7V CS = 0V 6.0 10.0 µA
ISB3 Standby Current VCC = 5.0V CS = 0V 17 30 µA
IIL Input Leakage VIN = 0V to VCC 0.1 3.0 µA
IOL Output Leakage VIN = 0V to VCC 0.1 3.0 µA

VIL1(1) Input Low Voltage −0.6 0.8


2.7V ≤ VCC ≤ 5.5V V
VIH1(1) Input High Voltage 2.0 VCC + 1
VIL2(1) Input Low Voltage −0.6 VCC x 0.3
1.8V ≤ VCC ≤ 2.7V V
VIH2(1) Input High Voltage VCC x 0.7 VCC + 1

VOL1 Output Low Voltage IOL = 2.1 mA 0.4 V


2.7V ≤ VCC ≤ 5.5V
VOH1 Output High Voltage IOH = –0.4 mA 2.4 V

VOL2 Output Low Voltage IOL = 0.15 mA 0.2 V


1.8V ≤ VCC ≤ 2.7V
VOH2 Output High Voltage IOH = –100 µA VCC – 0.2 V
Note: 1. VIL min and VIH max are reference only and are not tested.

3
3408F–SEEPR–11/05
Table 4. AC Characteristics
Applicable over recommended operating range from TAI = −40°C to + 85°C, TAE = −40°C to +125°C, VCC = As Specified,
CL = 1 TTL Gate and 100 pF (unless otherwise noted)
Symbol Parameter Test Condition Min Typ Max Units
4.5V ≤ VCC ≤ 5.5V 0 2
SK Clock
fSK 2.7V ≤ VCC ≤ 5.5V 0 1 MHz
Frequency
1.8V ≤ VCC ≤ 5.5V 0 0.25

2.7V ≤ VCC ≤ 5.5V 250


tSKH SK High Time ns
1.8V ≤ VCC ≤ 5.5V 1000

2.7V ≤ VCC ≤ 5.5V 250


tSKL SK Low Time ns
1.8V ≤ VCC ≤ 5.5V 1000

Minimum CS 2.7V ≤ VCC ≤ 5.5V 250


tCS ns
Low Time 1.8V ≤ VCC ≤ 5.5V 1000
2.7V ≤ VCC ≤ 5.5V 50
tCSS CS Setup Time Relative to SK ns
1.8V ≤ VCC ≤ 5.5V 200

2.7V ≤ VCC ≤ 5.5V 100


tDIS DI Setup Time Relative to SK ns
1.8V ≤ VCC ≤ 5.5V 400

tCSH CS Hold Time Relative to SK 0 ns

2.7V ≤ VCC ≤ 5.5V 100


tDIH DI Hold Time Relative to SK ns
1.8V ≤ VCC ≤ 5.5V 400
2.7V ≤ VCC ≤ 5.5V 250
tPD1 Output Delay to “1” AC Test ns
1.8V ≤ VCC ≤ 5.5V 1000

2.7V ≤ VCC ≤ 5.5V 250


tPD0 Output Delay to “0” AC Test ns
1.8V ≤ VCC ≤ 5.5V 1000

2.7V ≤ VCC ≤ 5.5V 250


tSV CS to Status Valid AC Test ns
1.8V ≤ VCC ≤ 5.5V 1000

CS to DO in High AC Test 2.7V ≤ VCC ≤ 5.5V 150


tDF ns
Impedance CS = VIL 1.8V ≤ VCC ≤ 5.5V 400

10 ms
tWP Write Cycle Time
4.5V ≤ VCC ≤ 5.5V 0.1 4 ms
(1)
Endurance 5.0V, 25°C, Page Mode 1M Write Cycles
Note: 1. This parameter is characterized and is not 100% tested.

4 AT93C86A [Preliminary]
3408F–SEEPR–11/05
AT93C86A [Preliminary]

Table 5. Instruction Set for the AT93C86A


Address Data
Instruction SB Op Code x8 x 16 x8 x 16 Comments
READ 1 10 A10 – A0 A9 – A0 Reads data stored in memory,
at specified address.
EWEN 1 00 11XXXXXXXX 11XXXXXXXX Write enable must precede all
programming modes.
ERASE 1 11 A10 – A0 A9 – A0 Erases memory location An – A0.
WRITE 1 01 A10 – A0 A9 – A0 D7 – D0 D15 – D0 Writes memory location An – A0.
ERAL 1 00 10XXXXXXXX 10XXXXXXXX Erases all memory locations.
Valid only at VCC = 4.5V to 5.5V.
WRAL 1 00 01XXXXXXXX 01XXXXXXXX D7 – D0 D15 – D0 Writes all memory locations.
Valid when VCC = 4.5V to 5.5V and
Disable Register cleared.
EWDS 1 00 00XXXXXXXX 00XXXXXXXX Disables all programming instructions.

Functional The AT93C86A is accessed via a simple and versatile three-wire serial communication
interface. Device operation is controlled by seven instructions issued by the host pro-
Description
cessor. A valid instruction starts with a rising edge of CS and consists of a Start Bit
(logic “1”) followed by the appropriate Op Code and the desired memory address
location.
READ (READ): The Read (READ) instruction contains the address code for the mem-
ory location to be read. After the instruction and address are decoded, data from the
selected memory location is available at the serial output pin DO. Output data changes
are synchronized with the rising edges of serial clock SK. It should be noted that a
dummy bit (logic “0”) precedes the 8- or 16-bit data output string. The AT93C86A sup-
ports sequential read operations. The device will automatically increment the internal
address pointer and clock out the next memory location as long as CS is held high. In
this case, the dummy bit (logic “0”) will not be clocked out between memory locations,
thus allowing for a continuous stream of data to be read.
ERASE/WRITE (EWEN): To assure data integrity, the part automatically goes into the
Erase/Write Disable (EWDS) state when power is first applied. An Erase/Write Enable
(EWEN) instruction must be executed first before any programming instructions can be
carried out. Please note that once in the EWEN state, programming remains enabled
until an EWDS instruction is executed or VCC power is removed from the part.
ERASE (ERASE): The Erase (ERASE) instruction programs all bits in the specified
memory location to the logical “1” state. The self-timed erase cycle starts once the
ERASE instruction and address are decoded. The DO pin outputs the Ready/Busy sta-
tus of the part if CS is brought high after being kept low for a minimum of 250 ns (tCS). A
logic “1” at pin DO indicates that the selected memory location has been erased, and the
part is ready for another instruction.
WRITE (WRITE): The Write (WRITE) instruction contains the 8 or 16 bits of data to be
written into the specified memory location. The self-timed programming cycle tWP starts
after the last bit of data is received at serial data input pin DI. The DO pin outputs the
Ready/Busy status of the part if CS is brought high after being kept low for a minimum of
250 ns (tCS). A logic “0” at DO indicates that programming is still in progress. A logic “1”

5
3408F–SEEPR–11/05
indicates that the memory location at the specified address has been written with the
data pattern contained in the instruction and the part is ready for further instructions. A
Ready/Busy status cannot be obtained if the CS is brought high after the end of the self-
timed programming cycle tWP.
ERASE ALL (ERAL): The Erase All (ERAL) instruction programs every bit in the mem-
ory array to the logic “1” state and is primarily used for testing purposes. The DO pin
outputs the Ready/Busy status of the part if CS is brought high after being kept low for a
minimum of 250 ns (tCS). The ERAL instruction is valid only at VCC = 5.0V ± 10%.
WRITE ALL (WRAL): The Write All (WRAL) instruction programs all memory locations
with the data patterns specified in the instruction. The DO pin outputs the Ready/Busy
status of the part if CS is brought high after being kept low for a minimum of 250 ns (tCS).
The WRAL instruction is valid only at VCC = 5.0V ± 10%.
ERASE/WRITE DISABLE (EWDS): To protect against accidental data disturbance, the
Erase/Write Disable (EWDS) instruction disables all programming modes and should be
executed after all programming operations. The operation of the READ instruction is
independent of both the EWEN and EWDS instructions and can be executed at any
time.

6 AT93C86A [Preliminary]
3408F–SEEPR–11/05
AT93C86A [Preliminary]

Timing Diagrams
Figure 2. Synchronous Data Timing

Note: 1. This is the minimum SK period.

Organization Key for Timing Diagrams


AT93C86A (16K)
I/O x8 x 16
AN A10 A9
DN D7 D15

Figure 3. READ Timing

7
3408F–SEEPR–11/05
Figure 4. EWEN Timing

tCS
CS

SK

DI 1 0 0 1 1 ...

Figure 5. EWDS Timing

tCS
CS

SK

DI 1 0 0 0 0 ...

Figure 6. WRITE Timing

tCS
CS

SK

DI 1 0 1 AN ... A0 DN ... D0

HIGH IMPEDANCE
DO BUSY READY

tWP

8 AT93C86A [Preliminary]
3408F–SEEPR–11/05
AT93C86A [Preliminary]

Figure 7. WRAL Timing(1)

tCS
CS

SK

DI 1 0 0 0 1 ... DN ... D0

BUSY
HIGH IMPEDANCE
DO READY

tWP

Note: 1. Valid only at VCC = 4.5V to 5.5V.

Figure 8. ERASE Timing

tCS

CS CHECK STANDBY
STATUS

SK

DI 1 1 1 AN AN-1 AN-2 ... A0

tSV tDF

HIGH IMPEDANCE BUSY HIGH IMPEDANCE


DO
READY

tWP

9
3408F–SEEPR–11/05
Figure 9. ERAL Timing(1)

Note: 1. Valid only at VCC = 4.5V to 5.5V.

10 AT93C86A [Preliminary]
3408F–SEEPR–11/05
AT93C86A [Preliminary]

AT93C86A Ordering Information(1)


Ordering Code Package Operation Range
(2)
AT93C86A-10PU-2.7
8P3
AT93C86A-10PU-1.8(2)
8P3
AT93C86A-10SU-2.7(2)
8S1
AT93C86A-10SU-1.8(2) Lead-Free/Halogen-Free/
8S1
AT93C86A-10TU-2.7(2) Industrial Temperature
8A2
AT93C86A-10TU-1.8(2) (−40°C to 85°C)
8A2
AT93C86AY1-10YU-1.8(2)(Not recommended for new
8Y1
design)
8Y6
AT93C86AY6-10YH-1.8(3)
Industrial Temperature
AT93C86A-W1.8-11(4) Die Sale
(−40°C to 85°C)
Notes: 1. For 2.7V devices used in a 4.5V to 5.5V range, please refer to performance values in the AC and DC characteristics tables.
2. “U” designates Green package + RoHS compliant.
3. “H” designates Green Package + RoHS compliant, with NiPdAu Lead Finish.
4. Available in Waffle pack and Wafer form; order as SL788 for inkless Wafer form. Bumped die available upon request. Please
contact Serial EEPROM marketing.

Package Type
8P3 8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)
8S1 8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)
8A2 8-lead, 0.170" Wide, Thin Shrink Small Outline Package (TSSOP)
8Y1 8-lead, 4.90 mm x 3.00 mm Body, Dual Footprint, Non-leaded, Miniature Array Package (MAP)
8Y6 8-lead, 2.00 mm x 3.00 mm Body, 0.50 mm Pitch, Ultra Thin Mini-MAP, Dual No Lead Package (DFN), (MLP 2x3 mm)
Options
−2.7 Low Voltage (2.7V to 5.5V)
−1.8 Low Voltage (1.8V to 5.5V)

11
3408F–SEEPR–11/05
Packaging Information

8P3 – PDIP

1
E

E1

Top View c
eA

End View

COMMON DIMENSIONS
D (Unit of Measure = inches)
e
D1 SYMBOL MIN NOM MAX NOTE
A2 A
A 0.210 2
A2 0.115 0.130 0.195
b 0.014 0.018 0.022 5
b2 0.045 0.060 0.070 6
b3 0.030 0.039 0.045 6
c 0.008 0.010 0.014
D 0.355 0.365 0.400 3
b2 L D1 0.005 3
b3 E 0.300 0.310 0.325 4
4 PLCS b E1 0.240 0.250 0.280 3
e 0.100 BSC
Side View
eA 0.300 BSC 4
L 0.115 0.130 0.150 2

Notes: 1. This drawing is for general information only; refer to JEDEC Drawing MS-001, Variation BA for additional information.
2. Dimensions A and L are measured with the package seated in JEDEC seating plane Gauge GS-3.
3. D, D1 and E1 dimensions do not include mold Flash or protrusions. Mold Flash or protrusions shall not exceed 0.010 inch.
4. E and eA measured with the leads constrained to be perpendicular to datum.
5. Pointed or rounded lead tips are preferred to ease insertion.
6. b2 and b3 maximum dimensions do not include Dambar protrusions. Dambar protrusions shall not exceed 0.010 (0.25 mm).
01/09/02
TITLE DRAWING NO. REV.
2325 Orchard Parkway 8P3, 8-lead, 0.300" Wide Body, Plastic Dual
8P3 B
R San Jose, CA 95131 In-line Package (PDIP)

12 AT93C86A [Preliminary]
3408F–SEEPR–11/05
AT93C86A [Preliminary]

8Y6 - MLP 2x3 mm

A D2 b
(8X)

Pin 1
Index
Area

E2
E

Pin 1 ID

L (8X)

D
e (6X)
A2 A1
1.50 REF.
A3
COMMON DIMENSIONS
(Unit of Measure = mm)

SYMBOL MIN NOM MAX NOTE


D 2.00 BSC
E 3.00 BSC
D2 1.40 1.50 1.60
E2 - - 1.40
A - - 0.60
A1 0.0 0.02 0.05
A2 - - 0.55
A3 0.20 REF
L 0.20 0.30 0.40
e 0.50 BSC
b 0.20 0.25 0.30 2

Notes: 1. This drawing is for general information only. Refer to JEDEC Drawing MO-229, for proper dimensions,
tolerances, datums, etc.
2. Dimension b applies to metallized terminal and is measured between 0.15 mm and 0.30 mm from the terminal tip. If the
terminal has the optional radius on the other end of the terminal, the dimension should not be measured in that radius area.
8/26/05
TITLE DRAWING NO. REV.
2325 Orchard Parkway
8Y6, 8-lead 2.0 x 3.0 mm Body, 0.50 mm Pitch, Utlra Thin Mini-Map, 8Y6 C
R San Jose, CA 95131 Dual No Lead Package (DFN) ,(MLP 2x3)

13
3408F–SEEPR–11/05
8S1 – JEDEC SOIC

E E1

N L


Top View
End View
e B
COMMON DIMENSIONS
A
(Unit of Measure = mm)

SYMBOL MIN NOM MAX NOTE


A1 A 1.35 – 1.75
A1 0.10 – 0.25
B 0.31 – 0.51
C 0.17 – 0.25
D 4.80 – 5.00
D
E1 3.81 – 3.99
E 5.79 – 6.20
Side View e 1.27 BSC
L 0.40 – 1.27
∅ 0° – 8°

Note: These drawings are for general information only. Refer to JEDEC Drawing MS-012, Variation AA for proper dimensions, tolerances, datums, etc.

10/7/03
TITLE DRAWING NO. REV.
1150 E. Cheyenne Mtn. Blvd. 8S1, 8-lead (0.150" Wide Body), Plastic Gull Wing
Colorado Springs, CO 80906 8S1 B
R
Small Outline (JEDEC SOIC)

14 AT93C86A [Preliminary]
3408F–SEEPR–11/05
AT93C86A [Preliminary]

8A2 – TSSOP

3 2 1

Pin 1 indicator
this corner

E1 E

L1

N
L
Top View End View
COMMON DIMENSIONS
(Unit of Measure = mm)

SYMBOL MIN NOM MAX NOTE

A D 2.90 3.00 3.10 2, 5


b E 6.40 BSC
E1 4.30 4.40 4.50 3, 5
A – – 1.20

e A2 A2 0.80 1.00 1.05


b 0.19 – 0.30 4
D
e 0.65 BSC
Side View L 0.45 0.60 0.75
L1 1.00 REF

Notes: 1. This drawing is for general information only. Refer to JEDEC Drawing MO-153, Variation AA, for proper dimensions, tolerances,
datums, etc.
2. Dimension D does not include mold Flash, protrusions or gate burrs. Mold Flash, protrusions and gate burrs shall not exceed
0.15 mm (0.006 in) per side.
3. Dimension E1 does not include inter-lead Flash or protrusions. Inter-lead Flash and protrusions shall not exceed 0.25 mm
(0.010 in) per side.
4. Dimension b does not include Dambar protrusion. Allowable Dambar protrusion shall be 0.08 mm total in excess of the
b dimension at maximum material condition. Dambar cannot be located on the lower radius of the foot. Minimum space between
protrusion and adjacent lead is 0.07 mm.
5. Dimension D and E1 to be determined at Datum Plane H. 5/30/02
TITLE DRAWING NO. REV.
2325 Orchard Parkway 8A2, 8-lead, 4.4 mm Body, Plastic
8A2 B
R San Jose, CA 95131 Thin Shrink Small Outline Package (TSSOP)

15
3408F–SEEPR–11/05
8Y1 - MAP

PIN 1 INDEX AREA

1 2 3 4

PIN 1 INDEX AREA

E1

D D1

8 7 6 5

A1 b e
E

Top View End View Bottom View


COMMON DIMENSIONS
(Unit of Measure = mm)
A
SYMBOL MIN NOM MAX NOTE
A – – 0.90
A1 0.00 – 0.05
D 4.70 4.90 5.10
Side View
E 2.80 3.00 3.20
D1 0.85 1.00 1.15
E1 0.85 1.00 1.15
b 0.25 0.30 0.35
e 0.65 TYP
L 0.50 0.60 0.70

2/28/03
TITLE DRAWING NO. REV.
2325 Orchard Parkway 8Y1, 8-lead (4.90 x 3.00 mm Body) MSOP Array Package
San Jose, CA 95131 8Y1 C
R
(MAP) Y1

16 AT93C86A [Preliminary]
3408F–SEEPR–11/05
Atmel Corporation Atmel Operations
2325 Orchard Parkway Memory RF/Automotive
San Jose, CA 95131, USA 2325 Orchard Parkway Theresienstrasse 2
Tel: 1(408) 441-0311 San Jose, CA 95131, USA Postfach 3535
Fax: 1(408) 487-2600 Tel: 1(408) 441-0311 74025 Heilbronn, Germany
Fax: 1(408) 436-4314 Tel: (49) 71-31-67-0
Fax: (49) 71-31-67-2340
Regional Headquarters Microcontrollers
Europe 2325 Orchard Parkway 1150 East Cheyenne Mtn. Blvd.
Atmel Sarl San Jose, CA 95131, USA Colorado Springs, CO 80906, USA
Route des Arsenaux 41 Tel: 1(408) 441-0311 Tel: 1(719) 576-3300
Case Postale 80 Fax: 1(408) 436-4314 Fax: 1(719) 540-1759
CH-1705 Fribourg
Switzerland La Chantrerie Biometrics/Imaging/Hi-Rel MPU/
Tel: (41) 26-426-5555 BP 70602 High Speed Converters/RF Datacom
Fax: (41) 26-426-5500 44306 Nantes Cedex 3, France Avenue de Rochepleine
Tel: (33) 2-40-18-18-18 BP 123
Asia Fax: (33) 2-40-18-19-60 38521 Saint-Egreve Cedex, France
Room 1219 Tel: (33) 4-76-58-30-00
Chinachem Golden Plaza ASIC/ASSP/Smart Cards Fax: (33) 4-76-58-34-80
77 Mody Road Tsimshatsui Zone Industrielle
East Kowloon 13106 Rousset Cedex, France
Hong Kong Tel: (33) 4-42-53-60-00
Tel: (852) 2721-9778 Fax: (33) 4-42-53-60-01
Fax: (852) 2722-1369
1150 East Cheyenne Mtn. Blvd.
Japan Colorado Springs, CO 80906, USA
9F, Tonetsu Shinkawa Bldg. Tel: 1(719) 576-3300
1-24-8 Shinkawa Fax: 1(719) 540-1759
Chuo-ku, Tokyo 104-0033
Japan Scottish Enterprise Technology Park
Tel: (81) 3-3523-3551 Maxwell Building
Fax: (81) 3-3523-7581 East Kilbride G75 0QR, Scotland
Tel: (44) 1355-803-000
Fax: (44) 1355-242-743

Literature Requests
www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any
intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL’S TERMS AND CONDI-
TIONS OF SALE LOCATED ON ATMEL’S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY
WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR
PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-
TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT
OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no
representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications
and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided
otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel’s products are not intended, authorized, or warranted for use
as components in applications intended to support or sustain life.

© Atmel Corporation 2005. All rights reserved. Atmel ®, logo and combinations thereof, Everywhere You Are ® and others, are registered trade-
marks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

Printed on recycled paper.

3408F–SEEPR–11/05

You might also like