Smart Traffic Light Controller Using Verilog
Smart Traffic Light Controller Using Verilog
I. INTRODUCTION
Traffic jamming is a critical predicament
in many of the cities and towns all over the world.
Traffic congestion has been causing many setbacks
and challenges in the major and most occupied
cities all over the globe. This traffic jam directly
impacts the productivity of the workers, traders,
suppliers and in all affecting the market and raising
the prices of the commodities in a way light. The
problem of heavy jam is happened because of never
configure the level of jam in each way and set the
delay time. Another problem represents when there
is no jam, but the waiting still continues. The
solution for these problems is to determine the level
of jam and set the delay time. This problem needs
of evaluation of the traffic policeman, and then
there is need for manual control of the traffic. The
target of this paper is to propose system provide
solution for all above problems with least possible
cost.
Traffic light controller (TLC) can be
implemented using microcontroller, FPGA, and
ASIC design. FPGA has many advantages over
DOI: 10.35629/5252-0406740743 Impact Factor value 7.429 | ISO 9001: 2008 Certified Journal Page 1
International Journal of Advances in Engineering and Management (IJAEM)
Volume 4, Issue 6 June 2022, pp: 740-743 www.ijaem.net ISSN: 2395-5252
DOI: 10.35629/5252-0406740743 Impact Factor value 7.429 | ISO 9001: 2008 Certified Journal Page 2
International Journal of Advances in Engineering and Management (IJAEM)
Volume 4, Issue 6 June 2022, pp: 740-743 www.ijaem.net ISSN: 2395-5252
designed using VHDL and implemented by a single the street while red light avoids the walkers from
FPGA chip. The outline of the paper is structured passing the street) and for the traffic sensors in each
as follows: Section 2 covers the related works of
traffic light system which are deliberated via
VHDL and realized through FPGA. Also, traffic
light controller system design is the subject
of section 3. Furthermore, a simulation of the
proposed traffic light system and the simulation
results with a discussion are demonstrated in
section 4. As well, section 5 includes the hardware
implementation of
trafficlightsystemonXilinxSpartan3EFPGAanddispl
aysthetestingandoperationofit.Finally,
theconclusionsofthispaperareprovidedinsection6.
II. OBJECTIVE
The project's overall objective was
todevelop a Smart Traffic Light Controller System
to innovate a system that can alleviate problems
regarding traffic on intersection using Verilog
andaim to achieve a wide range of transport and
environmental objectives in addition to
minimization of vehicle delays and stops.
DOI: 10.35629/5252-0406740743 Impact Factor value 7.429 | ISO 9001: 2008 Certified Journal Page 3
International Journal of Advances in Engineering and Management (IJAEM)
Volume 4, Issue 6 June 2022, pp: 740-743 www.ijaem.net ISSN: 2395-5252
DOI: 10.35629/5252-0406740743 Impact Factor value 7.429 | ISO 9001: 2008 Certified Journal Page 4
International Journal of Advances in Engineering and Management (IJAEM)
Volume 4, Issue 6 June 2022, pp: 740-743 www.ijaem.net ISSN: 2395-5252
of
EmergingTechnologyandAdvancedEngineer
DOI: 10.35629/5252-0406740743 Impact Factor value 7.429 | ISO 9001: 2008 Certified Journal Page 6
International Journal of Advances in Engineering and Management (IJAEM)
Volume 4, Issue 6 June 2022, pp: 740-743 www.ijaem.net ISSN: 2395-5252
ing,Vol.4,Issue3,PP. 870-
877,Mar.2014,Website:www.ijetae.com.http
s://doi.org/10.9790/0661-16363644.
[6] A. Choudhary, “Adaptive Control of Traffic
Grid Using Fuzzy Logic”, International
Journal of Electrical, Electronics, and Data
Communication,Vol.2,Issue8,PP.51-
57,Aug.2014.
[7] L. Shanigarapu, K. V. Reddy, “Design and
Implementation of Intelligent Traffic Light
System”, International Journal of Computer
Science
andMobileComputing(IJCSMC),Vol.4,Issue
7,PP.93–102,July 2015.
[8] D. Bhavana1, D. R. Tej, P. Jain, G. Mounika,
R. Mohini, “Traffic Light Controller Using
FPGA”, International Journal of Engineering
Researchand
Applications,Vol.5,Issue4,(Part-6), PP.165-
168,April2015,Website:www.ijera.com.
[9] D. Nath, V.V.Shete, Abhay Tambe,
“Customization of Arm Processor in Mixed
Signal FPGA”, International Journal of
Engineering Research &Technology
(IJERT),Vol.1,Issue6,Aug.2012.
DOI: 10.35629/5252-0406740743 Impact Factor value 7.429 | ISO 9001: 2008 Certified Journal Page 7