Ch04 New
Ch04 New
Ch04 New
MARIE: An
Introduction to a
Simple Computer
Chapter 4 Objectives
2
4.1 Introduction
3
4.2 CPU Basics
4
4.2 CPU Basics
5
4.3 The Bus
configuration:
6
4.3 The Bus
7
4.3 The Bus
8
4.3 The Bus
9
4.3 The Bus
• In a master-slave configuration, where more than one device can be the bus master,
– Daisy chain: Permissions are passed from the – Distributed using self-detection: Devices decide which
– Centralized parallel: Each device is directly – Distributed using collision-detection: Any device can try
connected to an arbitration circuit. to use the bus. If its data collides with the data of another
10
4.4 Clocks
11
4.4 Clocks
12
4.5 The Input/Output Subsystem
13
4.6 Memory Organization
14
4.6 Memory Organization
16
4.6 Memory Organization
Low-Order Interleaving
High-Order Interleaving 17
4.7 Interrupts
20
4.8 MARIE
21
4.8 MARIE
22
4.8 MARIE
23
4.8 MARIE
25
4.8 MARIE
26
4.8 MARIE
27
4.8 MARIE
28
4.8 MARIE
29
4.8 MARIE
30
4.8 MARIE
MBR M[MAR]
AC MBR
MBR M[MAR]
AC AC + MBR
31
4.8 MARIE
If AC < 0 then PC PC + 1
If AC = 0 then PC PC + 1
If AC > 0 then PC PC + 1
32
4.9 Instruction Processing
33
4.9 Instruction Processing
34
4.9 Instruction Processing
35
4.9 Instruction Processing
37
4.9 Instruction Processing
38
4.10 A Simple Program
39
4.10 A Simple Program
40
4.10 A Simple Program
41
4.11 A Discussion on Assemblers
42
4.11 A Discussion on Assemblers
43
4.11 A Discussion on Assemblers
44
4.11 A Discussion on Assemblers
45
4.12 Extending Our Instruction Set
46
4.12 Extending Our Instruction Set
MBR M[MAR]
MAR MBR
MBR M[MAR]
AC AC + MBR
47
4.12 Extending Our Instruction Set
MAR X
Does JNS permit recursive
M[MAR] MBR
calls?
MBR X
AC 1
AC AC + MBR
AC PC
48
4.12 Extending Our Instruction Set
AC 0
49
4.12 Extending Our Instruction Set
50
4.13 A Discussion on Decoding
51
4.13 A Discussion on Decoding
MBR M[MAR]
AC AC + MBR
52
4.14 Real World Architectures
53
4.14 Real World Architectures
54
4.14 Real World Architectures
55
4.14 Real World Architectures
56
4.14 Real World Architectures
57
4.14 Real World Architectures
58
4.14 Real World Architectures
59
4.14 Real World Architectures
60
Chapter 4 Conclusion
61
Chapter 4 Conclusion
62