Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                

Kyosan K5BMC Basics

Download as pptx, pdf, or txt
Download as pptx, pdf, or txt
You are on page 1of 80

Presented by

K5BMC/04 P. Spandana,
IES6
E I D E S I G N P R O C E S S F L O W C H A RT
ELECTRONIC INTERLOCKING SYSTEMS DESIGN

Electronic Interlocking Deign:

♪ Interface Design
♪ Application logic Design
♪ VDU Design
♪ MT Design

2
Application Software Design

Primary inputs:

♪ Signal Interlocking Plan(SIP)

♪ Route control chart ( RCC)

♪ Front plate diagram (FPD)


4
F I N E J E W E L RY

APPLICATION DESIGN
Application Software Design Flow Chart

Application Logic Inputs K5BMC Supporting Tool

LDC Tool Complied Application


Logic to IC Card

OFFLINE Tool
K5BMC Application software design process

•Stage I: K5BMC Design Supporting Tool


 (.XLSM format tool designed by M/s TSTS, Bangalore)

•Stage II: Logic Data Compiler (LDC)


 (Product of M/s kyosan, Japan).

•Stage III: OFF Line Tool


(for generation of data files to IC Card)
Stage I
K5BMC Application design Supporting Tool (.XLSM):
Pre requisites:
Windows based PC loaded with MS OFFICE

Inputs:-
 Boolean Equation logic in Word File
 Vital I/O Bit List
 Non Vital I/O bit List
 System Configuration details
In that word file write down the application logic using Boolean
expressions and appropriate operators
8
Copy to Note Plus and Remove all Spaces such as line, tab, paragraph
9
spaces. Then copy file to K5BMC supporting tool excel file
1
0
1
1
1
2
After Compilation

1
3
1
4
Outputs :-
 Logic 11.csv
 Relay0.csv Inputs for LDC Tool

 Relay LIB.csv
 Sample Apl.Txt Inputs for TCS Design Studio Tool
Stage II
Logic Data Compiler (LDC) :-
Pre requisites:
 Windows based PC (preferably WIN7- 32bit)
 Licensed Dongle issued by Kyosan Japan
Inputs:-
 Logic 11.csv
 Relay 0.csv
 RelayLIB.csv
Outputs:-
 Updated LDC Folder (in C: drive) after compilation
process
Install LDC Tool
Take Old Station
reference file to
make new
station folder
Copy and paste output
files from K5BMC
supporting tool
Stage III
OFF Line Tool for Generation of Files to IC Card :
Pre requisites:
 Licensed Dongle issued by Kyosan Japan
Inputs:-
 LDC Data Files…..
Outputs:-
 K6.Dat
 DAt_VEr.dat
 Logic 11.Obj
 Logic 12.Obj
 Logic 13.Obj
3
5
F I N E J E W E L RY

VDU DESIGN
TCS Design / VDU Software generation

Pre requisites:
 Windows based PC (preferably WIN7- 32bit).
 License through M/s TSTS (TCS Design Studio)
Inputs:-
 Sample Apl.Txt (Generated from K5BMC design supporting
tool)
Outputs:-
 Up dated TCS Folder (in C: Drive / TSTS folder) after
54 completion of TCS design process.
TCS Data folder
 Track Layout.mdb
 Station Bit List.mdb
 Counter.mdb
 Password.mdb etc..
 Alarms Sub folder
 Symbols Sub folder.

57
Train control System(TCS)
Inputs:-Sample Apl.Txt
(These are the output files from TCS Design)
 Data folder
 Track Layout.mdb
 Station Bit List.mdb
 Counter.mdb
 Password.mdb etc..
 Alarms folder
 Symbols folder.
Output:
 VDU display of station track layout
9
5
F I N E J E W E L RY

MT DESIGN
MT DESIGN generation

Pre requisites:
 Windows based PC (preferably WIN7- 32bit).
 License Donggle through Kyosan Japan
Inputs:-
 Picture making tool
Outputs:-
 Up dated MT Folder (in C: Drive / K6MTC folder) after
completion of MT design process.
60
5
7
F I N E J E W E L RY

FAT SETUP
TCS Design / VDU Software generation

Pre requisites:
 Windows based PC for HBS Tool
 Linux Based PC for ISS tool
 TCS
Inputs:-
 HBS Folder files
 ISS folder files

76
7
7
F I N E J E W E L RY
8
7
F I N E J E W E L RY
Application Software Design Flow Chart

HBS Tool(Field Linux PC


Simulation) ISS Tool
(System Simulation)

TCS( operating VDU)

PC 1 PC 2
THANKYOU
E I D E S I G N P R O C E S S F L O W C H A RT

You might also like