article

Hardware/software IP integration using the ROSES design environment

Authors:

Flávio R. Wagner,

Wander Cesário,

Ahmed A. JerrayaAuthors Info & Claims

ACM Transactions on Embedded Computing Systems (TECS), Volume 6, Issue 3

Pages 17 - es

https://doi.org/10.1145/1275986.1275989

Published: 01 July 2007 Publication History

Abstract

Considering current time-to-market pressures, IP reuse is mandatory for the design of complex embedded systems-on-chip (SoC). The integration of IP components into a given design is the most complex task in the whole reuse process. This paper describes the IP integration approach implemented in the ROSES design environment, which presents a unique combination of features that enhance IP reuse: automatic assembly of interfaces between heterogeneous software and hardware IP components; easy adaptation to different on-chip communication structures and bus and core standards; generation of customized and minimal OSs for programmable components; and an architecture-independent high-level API embedded into SystemC that makes application software independent from system implementation. Application code is written by using communication functions available in this API. ROSES automatically assembles wrappers that implement these functions, such that the application code does not need to be modified in order to run in the final synthesized system.

References

[1]

ARM AMBA. 2005. http://www.arm.com/armwww.nsf/html/AMBA/

[2]

Barna, C. and Rosenstiel, W. 1999. Object-oriented reuse methodology for VHDL. In Proceedings of Design, Automation and Test in Europe. 689--695.

Digital Library

[3]

Benini, L., Bogliolo, A., and De Micheli, G. 1998. Dynamic power management of electronic systems. In Proceedings of the International Conference on Computer-Aided Design. 696-- 702.

Digital Library

[4]

Bergamaschi, R. and Lee, W. 2000. Designing systems-on-chip using cores. In Proceedings of the Design Automation Conference. 420--425.

Digital Library

[5]

Birnbaum, M. and Sachs, H. 1999. How VSIA answers the SoC dilemma. IEEE Computer 32, 42--50.

Digital Library

[6]

Böke, C. 2000. Combining two customization approaches: Extending the customization tool TEReCS for software synthesis of real-time execution platforms. In Proceedings of the Workshop on Architectures of Embedded Systems.

[7]

Brunel, J., Kruijtzer, W. M., Kenter, H. J. H. N., Pétrot, F., Pasquier, L., de Kock, E. A., and Smits, W. J. M. 2000. COSY communication IPs. In Proceedings of the Design Automation Conference. 406--409.

Digital Library

[8]

Cesario, W., Baghdadi, A., Gauthier, L., Lyonnard, D., Nicolescu, G., Paviot, Y., Yoo, S., Jerraya, A. A., and Diaz-nava, M. 2002. Component-based design approach for multicore SoCs. In Proceedings of the Design Automation Conference. 789--794.

Digital Library

[9]

Chou, P., Ortega, R., Hines, K., Partridge, K., and Borriello, G. 1999. IPChinook: An integrated IP-based design framework for distributed embedded systems. In Proceedings of the Design Automation Conference. 44--49.

Digital Library

[10]

CoWare, Inc. 2005. http://www.coware.com

[11]

De Micheli, G. and Benini, L. 2002. Networks-on-chip: A new paradigm for systems-on-chip design. In Proceedings of Design, Automation and Test in Europe. 418--419.

Digital Library

[12]

Diaz-Nava, M. and Okvist, G. 2002. The Zipper prototype: A complete and flexible VDSL multicarrier solution. IEEE Communications Magazine 40, 92--105.

Digital Library

[13]

Gauthier, L., Yoo, S., and Jerraya, A. A. 2001. Automatic generation and targeting of application specific operating systems and embedded systems software. IEEE Transactions on CAD of Integrated Circuits 20, 1293--1301.

Digital Library

[14]

IBM CoreConnect Bus Architecture. 2005. http://www3.ibm.com/chips/products/coreconnect/index.html

[15]

Keutzer, K., Malik, S., Richard Newton, A., Rabaey, J., and Sangiovanni-Vincentelli, A. 2000. System-level design: Orthogonalization of concerns and platform-based design. IEEE Transactions on CAD of Integrated Circuits 19, 1523--1543.

Digital Library

[16]

Lyonnard, D., Yoo, S., Baghdadi, A., and Jerraya, A. A. 2001. Automatic generation of application-specific architectures for heterogeneous multiprocessor system-on-chip. In Proceedings of the Design Automation Conference. 518--523.

Digital Library

[17]

Mentor Graphics. 2005. http://www.mentor.com

[18]

Open Core Protocol. 2005. http://www.ocpip.org

[19]

Passerone, R., Rowson, J., and Sangiovanni-Vincentelli, A. 1998. Automatic synthesis of interfaces between incompatible protocols. In Proceedings of the Design Automation Conference. 8--13.

Digital Library

[20]

Rammig, F. 2000. Web-based system design with components off the shelf. In Proceedings of the Forum on Design Languages.

[21]

Rowson, J. and Sangiovanni-Vincentelli, A. 1997. Interface-based design. In Proceedings of the Design Automation Conference. 178--183.

Digital Library

[22]

Schaumont, P., Cmar, R., Vernalde, S., Engels, M., and Bolsens, I. 1999. Hardware reuse at the behavioral level. In Proceedings of the Design Automation Conference. 784--789.

Digital Library

[23]

Shandle, J. and Martin, G. 2002. Making embedded software reusable for SoCs. EEDesign.

[24]

Smith, J. and de Micheli G. 1998. Automated composition of hardware components. In Proceedings of the Design Automation Conference. 14--19.

Digital Library

[25]

Sonics SiliconBackplane MicroNetwork. 2005. http://www.sonicsinc.com

[26]

SPIRIT consortium. 2005. http://www.spiritconsortium.com

[27]

SystemC. 2005. http://www.systemc.org

[28]

Virtual Socket Interface Alliance. 2005. http://www.vsi.org

[29]

XML Specification, W3C Recommendation. 2005. available at: http://www.w3c.org/XML.

Cited By

Hsu CLin CChen SLiu CLee J(2014)Optimized memory access support for data layout conversion on heterogeneous multi-core systems2014 IEEE 12th Symposium on Embedded Systems for Real-time Multimedia (ESTIMedia)10.1109/ESTIMedia.2014.6962353(128-137)Online publication date: Oct-2014
https://doi.org/10.1109/ESTIMedia.2014.6962353
Kempf TAscheid GLeupers RKempf TAscheid GLeupers R(2011)Related WorkMultiprocessor Systems on Chip10.1007/978-1-4419-8153-0_4(49-54)Online publication date: 10-Jan-2011
https://doi.org/10.1007/978-1-4419-8153-0_4
Kempf TAscheid GLeupers RKempf TAscheid GLeupers R(2011)Principles of Design Space ExplorationMultiprocessor Systems on Chip10.1007/978-1-4419-8153-0_3(23-47)Online publication date: 10-Jan-2011
https://doi.org/10.1007/978-1-4419-8153-0_3
Show More Cited By

Index Terms

Hardware/software IP integration using the ROSES design environment

Recommendations

Rapid Implementation of Embedded Systems using Xilinx Zynq Platform
SEEDA-CECNSM '16: Proceedings of the SouthEast European Design Automation, Computer Engineering, Computer Networks and Social Media Conference

In any digital system design, it is crucial to achieve the lowest time-to-market possible. Indeed, that need has pushed large FPGA manufacturers to produce SoCs which will implement reprogrammable logic along with CPU and DSP cores. Especially, during ...
HW/SW Auto-Coupling for Fast IP Integration in SoC Designs
ICESS '08: Proceedings of the 2008 International Conference on Embedded Software and Systems

IP intergration in SoC nowadays contains two design aspects, i.e. hardware interface and software driver. The hardware interface supports necessary signal mapping, protocol translation and data buffering so that an IP can adapt to various system ...
Hardware-Accelerated Software Library Drivers Generation for IP-Centric SoC Designs
GLSVLSI '16: Proceedings of the 26th edition on Great Lakes Symposium on VLSI

In recent years, the semiconductor industry has been witnessing an increasing reuse of hardware IPs for System-on-Chip (SoC) designs and embedded computing systems on FPGA platforms with hard-core processors. The IP-reuse comes with an increasing ...

Comments

Information & Contributors

Information

Published In

cover image ACM Transactions on Embedded Computing Systems

ACM Transactions on Embedded Computing Systems Volume 6, Issue 3

July 2007

138 pages

ISSN:1539-9087

EISSN:1558-3465

DOI:10.1145/1275986

Issue’s Table of Contents

Copyright © 2007 ACM.

Publisher

Association for Computing Machinery

New York, NY, United States

Journal Family

ACM Journals for the Design of Smart and Connected Systems

Publication History

Published: 01 July 2007

Published in TECS Volume 6, Issue 3

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

5
Total Citations
View Citations
587
Total Downloads

Downloads (Last 12 months)3
Downloads (Last 6 weeks)1

Reflects downloads up to 10 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

Hsu CLin CChen SLiu CLee J(2014)Optimized memory access support for data layout conversion on heterogeneous multi-core systems2014 IEEE 12th Symposium on Embedded Systems for Real-time Multimedia (ESTIMedia)10.1109/ESTIMedia.2014.6962353(128-137)Online publication date: Oct-2014
https://doi.org/10.1109/ESTIMedia.2014.6962353
Kempf TAscheid GLeupers RKempf TAscheid GLeupers R(2011)Related WorkMultiprocessor Systems on Chip10.1007/978-1-4419-8153-0_4(49-54)Online publication date: 10-Jan-2011
https://doi.org/10.1007/978-1-4419-8153-0_4
Kempf TAscheid GLeupers RKempf TAscheid GLeupers R(2011)Principles of Design Space ExplorationMultiprocessor Systems on Chip10.1007/978-1-4419-8153-0_3(23-47)Online publication date: 10-Jan-2011
https://doi.org/10.1007/978-1-4419-8153-0_3
Ahmed WMyers D(2010)Concept-based partitioning for large multidomain multifunctional embedded systemsACM Transactions on Design Automation of Electronic Systems10.1145/1754405.175440715:3(1-41)Online publication date: 10-Jun-2010
https://dl.acm.org/doi/10.1145/1754405.1754407
Guenzel R(2008)Automatic Integration of Non-Bus Hardware IP into SoC-Platforms for Use by SoftwareProceedings of the 2008 IEEE/IFIP International Conference on Embedded and Ubiquitous Computing - Volume 0110.1109/EUC.2008.140(59-65)Online publication date: 17-Dec-2008
https://dl.acm.org/doi/10.1109/EUC.2008.140

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Article

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Issue’s Table of Contents