Article

Free access

Simultaneous multithreading: maximizing on-chip parallelism

Authors:

Dean M. Tullsen,

Susan J. Eggers,

Henry M. LevyAuthors Info & Claims

ISCA '98: 25 years of the international symposia on Computer architecture (selected papers)

Pages 533 - 544

https://doi.org/10.1145/285930.286011

Published: 01 August 1998 Publication History

PDF eReader

References

[1]

A. Agarwal. Performance tradeoffs in multithreaded processots. IEEE Transactions on Parallel and Distributed Systems, 3(5):525-539, September 1992.

Digital Library

Google Scholar

[2]

A. Agarwal, B.H. Lira, D. Kranz, and J. Kubiatowicz. APRIL: a processor architecture for multiprocessing. In 17th Annual International Symposium on Computer Architecture. pages 104-114, May 1990.

Digital Library

Google Scholar

[3]

R. Alverson, D. Callahan, D. Cummings, B. Koblenz, A. Porterfield, and B. Smith. The Tera computer system. In International Conference on Supercomputing, pages 1--6, June 1990.

Digital Library

Google Scholar

[4]

R. Bedichek. Some efficient architecture simulation techniques. In Winter 1990 Usenix Conference, pages 53--63, January 1990.

Google Scholar

[5]

M. Butler, T.Y. Yeh, Y. Patt, M. Alsup, H. Scales, and M. Shebanow. Single instruction steam parallelism is greater than two. in 18th Annual International Symposium on Computer Architecture, pages 276-286, May 199 I.

Digital Library

Google Scholar

[6]

G.E. Daddis, Jr. and H.C. Tomg. The concurrent execution of multiple instruction streams on superscalar processors. In International Conference on Parallel Processing, pages 1:76- 83, August 199 !.

Google Scholar

[7]

W.J. Daily, S.W. Keckler, N. Carter. A. Chang, M. Fillo, and W.S. Lee. M-Machine architecture el.0. Technical Report- MIT Concurrent VLSI Architecture Memo 58, Massachusetts Institute of Technology, March 1994.

Google Scholar

[8]

H. Davis, S.R. Goldschmidt, and J. Hennessy. Multiprocessor simulation and tracing using Tango. In International Conference on Parallel Processing, pages II:99- i 07, August 1991.

Google Scholar

[9]

M. Denman. PowerPC 604. In Hot Chips VI, pages 193-200, August 1994,

Google Scholar

[10]

K.M. Dixit. New CPU benchmark suites from SPEC. In COMPCON, Spring 1992, pages 305-310, 1992.

Digital Library

Google Scholar

[11]

J. Edmondson and P Rubinfietd. An overview of the 21164 AXP microprocessor. In Hot Chips VI, pages 1-8, August 1994.

Google Scholar

[12]

M. Franklin. The Multiscalar Architecture. PhD thesis, University of Wisconsin, Madison, 1993.

Digital Library

Google Scholar

[13]

M. Franklin and G.S. Sohi. The expandable split window paradigm for exploiting fine-grain parallelism. In 19th Annual International Symposium on Computer Architecture, pages 58,--67, May 1992.

Digital Library

Google Scholar

[14]

A. Gupta, J. Hennessy, K. Gharachorloo, T. Mowry, and W.D. Weber. Comparative evaluation of latency reducing and tolerating techniques. In 18th Annual International Symposium on Computer Architecture, pages 254--263, May 199 !.

Digital Library

Google Scholar

[15]

R.H. Halstead and T. Fujita. MASA: A multithreaded processor architecture for parallel symbolic computing. In 15th Annual International Symposium on Computer Architecture, pages 4,43-451, May 1988.

Digital Library

Google Scholar

[16]

H. Hiram, K. Kimura, S. Nagamine, Y. Mochizuki, A. Nishimura, Y. Nakase, and T Nishizawa. An elementary processor architecture with simultaneous instruction issuing from multiple threads. In 19th Annual International Symposlum on Computer Architecture, pages 136-145. May 1992.

Digital Library

Google Scholar

[17]

S.W. Keckler and W.j. Dally. Processor coupling: Integrating compile time and runtime scheduling for parallelism. In 19th Annual International Symposium on Computer Architecture, pages 202-213, May 1992.

Digital Library

Google Scholar

[18]

M.S. Lam and R.P. Wilson. Limits of control flow on parallelism. In 19th Annual International Symposium on Computer Architecture, pages 46-57. May 1992.

Digital Library

Google Scholar

[19]

J. Laudon, A. Gupta, and M. Horowitz. Interleaving: A multithreading technique targeung multiprocessors and workstations. In Sixth International Conference on Architectural Support/'or Programmtng Languages and Operating Systems, pages 308-318, October 1994.

Digital Library

Google Scholar

[20]

P.G. Lowney, S.M. Freudenberger, T.J, Karzes, W.D. Lichtenstein, R.P. Nix, J.S. ODonnell, and J.C. Ruttenberg. The muitiflow trace scheduling compiler. Journal of Supercomputing, 7(I-2):51-142, May 1993.

Digital Library

Google Scholar

[21]

D.C. McCrackin. The synergistic effect of thread scheduling and caching in multithreaded computers. In COMPCON, Spring 1993, pages 157-164, 1993.

Crossref

Google Scholar

[22]

R.S. Nikhil and Arvind. Can dataflow subsume von Neumann computing? In 16th Annual International Symposium on Computer Architecture, pages 262-272, June 1989.

Digital Library

Google Scholar

[23]

R.G. Prasadh and C.-L. Wu. A benchmark evaluation of a multi-threaded RISC processor architecture. In International Conference on Parallel Processing, pages 1:84--91, August 1991.

Google Scholar

[24]

Microprocessor Report, October 24 1994.

Google Scholar

[25]

Microprocessor Report, October 3 1994.

Google Scholar

[26]

Microprocessor Report, November 14 1994.

Google Scholar

[27]

R.H. Saavedra-Barrera, D.E. Culler, and T. von Eicken. Analysis of multithreaded architectures for parallel computing. In Second Annual ACM Symposium on Parallel Algorithms and Architectures, pages 169-I 78, July 1990.

Digital Library

Google Scholar

[28]

B.J. Smith. Architecture and applications of the HEP multiprocessor computer system. In SPIE Real 7qme Signal Processing IV, pages 241--248, 1981.

Google Scholar

[29]

J. Smith. A study of branch prediction strategies. In 8th Annual International Symposium on Computer Architecture, pages 135-148,May 1981.

Digital Library

Google Scholar

[30]

G.S. Sohi and M. Franklin. High-bandwidth data memory systems for superscalar processors. In Fourth International Conference on Architectural Support for Programming 1.anguages and Operating Systems, pages 53-62, April 1991.

Digital Library

Google Scholar

[31]

R. Thekkath and S.J. Eggers. The effectiveness of multiple hardware contexts. In Sixth International Conference on Ar. chitectural Support for Programming Languages and Operat. ing Systems, pages 328-337, October 1994.

Digital Library

Google Scholar

[32]

D.W. Wall. Limits of instruction-level parallelism, in Fourth International Conference on Architectural Support for Pro. gramming Languagesand Operating Systems, pages 176-188, April 1991.

Digital Library

Google Scholar

[33]

W.D. Weber and A. Gupta. Exploring the benefits of multiple hardware contexts in a multiprocessor architecture: preliminaty results, in 16th Annual International Symposium on Computer Architecture, pages 273-280, June 1989.

Digital Library

Google Scholar

[34]

W. Yamamoto, M.J. Serrano, A.R. Talcott, R.C. Wood, and M. Nemirosky. Performance estimation of multistreamed, superscatar processors. In Twenty-Seventh Hawaii Internation Conferenceon System Sciences, pages 1:I 95-204, January 1994.

Google Scholar

Cited By

View all

Carroll SLin W(2019)Applied On-Chip Machine Learning for Dynamic Resource Control in Multithreaded ProcessorsParallel Processing Letters10.1142/S012962641950013029:03(1950013)Online publication date: 1-Oct-2019
https://doi.org/10.1142/S0129626419500130
Chabbi MWen SLiu X(2018)Featherlight on-the-fly false-sharing detectionACM SIGPLAN Notices10.1145/3200691.317849953:1(152-167)Online publication date: 10-Feb-2018
https://dl.acm.org/doi/10.1145/3200691.3178499
Chabbi MWen SLiu XKrall AGross T(2018)Featherlight on-the-fly false-sharing detectionProceedings of the 23rd ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming10.1145/3178487.3178499(152-167)Online publication date: 10-Feb-2018
https://dl.acm.org/doi/10.1145/3178487.3178499
Show More Cited By

Index Terms

Simultaneous multithreading: maximizing on-chip parallelism

Recommendations

Simultaneous multithreading: maximizing on-chip parallelism
ISCA '95: Proceedings of the 22nd annual international symposium on Computer architecture

This paper examines simultaneous multithreading, a technique permitting several independent threads to issue instructions to a superscalar's multiple functional units in a single cycle. We present several models of simultaneous multithreading and ...
Converting thread-level parallelism to instruction-level parallelism via simultaneous multithreading

To achieve high performance, contemporary computer systems rely on two forms of parallelism: instruction-level parallelism (ILP) and thread-level parallelism (TLP). Wide-issue super-scalar processors exploit ILP by executing multiple instructions from a ...
Simultaneous multithreading

Comments

Information & Contributors

Information

Published In

ISCA '98: 25 years of the international symposia on Computer architecture (selected papers)

August 1998

546 pages

ISBN:1581130589

DOI:10.1145/285930

Editor:
Gurindar S. Sohi
Univ. of Wisconsin-Madison, Madison

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 August 1998

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

ISCA98

Sponsor:

SIGARCH
IEEE-CS\TCCA

ISCA98: International Symposium on Computer Architecture

June 27 - July 2, 1998

Barcelona, Spain

Acceptance Rates

Overall Acceptance Rate 543 of 3,203 submissions, 17%

Upcoming Conference

ISCA '25

Sponsor:
sigarch

The 52nd Annual International Symposium on Computer Architecture

June 21 - 25, 2025

Tokyo , Japan

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

48
Total Citations
View Citations
1,958
Total Downloads

Downloads (Last 12 months)171
Downloads (Last 6 weeks)19

Reflects downloads up to 16 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Carroll SLin W(2019)Applied On-Chip Machine Learning for Dynamic Resource Control in Multithreaded ProcessorsParallel Processing Letters10.1142/S012962641950013029:03(1950013)Online publication date: 1-Oct-2019
https://doi.org/10.1142/S0129626419500130
Chabbi MWen SLiu X(2018)Featherlight on-the-fly false-sharing detectionACM SIGPLAN Notices10.1145/3200691.317849953:1(152-167)Online publication date: 10-Feb-2018
https://dl.acm.org/doi/10.1145/3200691.3178499
Chabbi MWen SLiu XKrall AGross T(2018)Featherlight on-the-fly false-sharing detectionProceedings of the 23rd ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming10.1145/3178487.3178499(152-167)Online publication date: 10-Feb-2018
https://dl.acm.org/doi/10.1145/3178487.3178499
Shen DChabbi MLiu X(2018)An Evaluation of Vectorization and Cache Reuse Tradeoffs on Modern CPUsProceedings of the 9th International Workshop on Programming Models and Applications for Multicores and Manycores10.1145/3178442.3178445(21-30)Online publication date: 24-Feb-2018
https://dl.acm.org/doi/10.1145/3178442.3178445
Kuban RRotta RNolte J(2018)Help Your Busy Neighbors: Dynamic Multicasts over Static TopologiesEuro-Par 2017: Parallel Processing Workshops10.1007/978-3-319-75178-8_51(636-647)Online publication date: 8-Feb-2018
https://doi.org/10.1007/978-3-319-75178-8_51
Goossens BParello DPorada KRahmoune D(2017)Computing on many coresConcurrency and Computation: Practice and Experience10.1002/cpe.412029:15Online publication date: 28-Mar-2017
https://doi.org/10.1002/cpe.4120
Liu QMoreto MAbella JCazorla FValero M(2016)DReAMACM Transactions on Design Automation of Electronic Systems10.1145/293937022:1(1-26)Online publication date: 23-Nov-2016
https://dl.acm.org/doi/10.1145/2939370
Estebanez ALlanos DGonzalez-Escribano A(2016)A Survey on Thread-Level Speculation TechniquesACM Computing Surveys10.1145/293836949:2(1-39)Online publication date: 30-Jun-2016
https://dl.acm.org/doi/10.1145/2938369
Singh SChana I(2015)QoS-Aware Autonomic Resource Management in Cloud ComputingACM Computing Surveys10.1145/284388948:3(1-46)Online publication date: 22-Dec-2015
https://dl.acm.org/doi/10.1145/2843889
Liu QMoreto MAbella JCazorla FJimenez DValero M(2015)Sensible Energy Accounting with Abstract Metering for Multicore SystemsACM Transactions on Architecture and Code Optimization10.1145/284261612:4(1-26)Online publication date: 22-Dec-2015
https://dl.acm.org/doi/10.1145/2842616
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations