Article

Power macromodeling of global interconnects considering practical repeater insertion

Authors:

Yuantao Peng,

Xun LiuAuthors Info & Claims

GLSVLSI '04: Proceedings of the 14th ACM Great Lakes symposium on VLSI

Pages 244 - 247

https://doi.org/10.1145/988952.989011

Published: 26 April 2004 Publication History

Get Access

Abstract

In this paper, we present a simple yet highly effective power macromodeling technique for global interconnects that considers optimal repeater insertion. Specifically,our model estimates the interconnect power dissipation from the interconnect length, the timing budget, the repeater location flexibility, and the signal activity using an analytical function that is derived for a given repeater library and fabrication technology. In experiments with different standard cell libraries, the average error of our technique is less than 2%.

References

[1]

V. Adler and E. G. Friedman. Repeater design to reduce delay and power in resistive interconnect. IEEE Trans. Circuits and Systems--II: Analog and Digital Signal Processing, 45(5):607--616, May 1998.

Crossref

Google Scholar

[2]

N. D. Arora, K. V. Raol, R. Schumann, and L. M. Richardson. Modeling and extraction of interconnect capacitances for multilayer VLSI circuits. IEEE Trans. CAD, 15(1):58--67, Jan. 1996.

Digital Library

Google Scholar

[3]

H. B. Bakoglu. Circuits, Interconnects, and Packaging for VLSI. Reading, MA: Addison-Wesley, 1990.

Google Scholar

[4]

C.-C. N. Chu and D. F. Wong. Closed form solution to simultaneous buffer insertion/sizing and wire sizing. In Inter. Symp. on Physical Design, Apr. 1997.

Digital Library

Google Scholar

[5]

J. Cong, L. He, C. K. Koh, and P. H. Madden. Performance optimization of VLSI interconnect layout. Integration, the VLSI Journal, 21(1):1--94, Jan. 1996.

Digital Library

Google Scholar

[6]

J. Cong, T. Kong, and D. Z. Pan. Buffer block planning for interconnect-Driven floorplanning. In Inter. Conf. on Computer-Aided Design, Nov. 1999.

Digital Library

Google Scholar

[7]

M. Kang, W. Dai, T. Dillinger, and D. LaPotin. Delay bounded buffered tree construction for timing driven floorplanning. In Inter. Conf. on Computer-Aided Design, Nov. 1997.

Digital Library

Google Scholar

[8]

J. Lillis, C. K. Cheng, and T.-T. Y. Lin. Optimal wire sizing and buffer insertion for low power and a generalized delay model. In Inter. Conf. on Computer-Aided Design, Nov. 1995.

Digital Library

Google Scholar

[9]

A. Nalamalpu and W. P. Burleson. Repeater insertion in deep sub-micron CMOS: ramp-based analytical model and placement sensitivity analysis. In International Symposium on Circuits and Systems, May 2000.

Crossref

Google Scholar

[10]

A. Nalamalpu and W. P. Burleson. A practical approach to DSM repeater insertion: satisfying delay constraints while minimizing area and power. In IEEE International ASIC/SOC Conference, Sept. 2001.

Crossref

Google Scholar

[11]

R. Otten. Global wires harmful? In Inter. Symp. on Physical Design, Apr. 1998.

Digital Library

Google Scholar

[12]

D. Sylvester and K. Keutzer. Getting to the bottom of deep submicron. In Inter. Conf. on Computer-Aided Design, Nov. 1998.

Digital Library

Google Scholar

[13]

D. Sylvester and K. Keutzer. A global wiring paradigm for deep submicron design. IEEE Trans. CAD, 19(2):242--252, Feb. 2000.

Digital Library

Google Scholar

[14]

C. Y. Wu and M. Shiau. Delay models and speed improvement techniques for RC tree interconnections among small geometry CMOS VLSI. Journal of Solid-State Circuits, 25(10):1247--1256, Oct. 1990.

Crossref

Google Scholar

Cited By

View all

Qiu XMa YHe XHong X(2008)IPOSA: A Novel Slack Distribution Algorithm for Interconnect Power Optimization9th International Symposium on Quality Electronic Design (isqed 2008)10.1109/ISQED.2008.4479853(873-876)Online publication date: Mar-2008
https://doi.org/10.1109/ISQED.2008.4479853
Yuantao Peng Xun Liu (2004)Global interconnect optimization with simultaneous macrocell placement and repeater insertionIEEE International SOC Conference, 2004. Proceedings.10.1109/SOCC.2004.1362456(340-343)Online publication date: 2004
https://doi.org/10.1109/SOCC.2004.1362456

Index Terms

Power macromodeling of global interconnects considering practical repeater insertion
1. Applied computing
  1. Arts and humanities
    1. Architecture (buildings)
      1. Computer-aided design
  2. Physical sciences and engineering
    1. Engineering
      1. Computer-aided design

Recommendations

Practical repeater insertion for low power: what repeater library do we need?
DAC '04: Proceedings of the 41st annual Design Automation Conference

In this paper, we investigate the problem of repeater insertion for low power under a given timing budget. We propose a novel repeater insertion algorithm to compute the optimal repeater number and width in the discrete solution space, as defined by a ...
Optimization of throughput performance for low-power VLSI interconnects

The technique of optimal voltage scaling and repeater insertion is analyzed in this paper to reduce power dissipation on global interconnects. An analytical model for the maximum bitrate of a very large scale integration interconnect with repeaters has ...
Power-optimal repeater insertion considering Vdd and Vth as design freedoms
ISLPED '05: Proceedings of the 2005 international symposium on Low power electronics and design

This work first presents an analytical repeater insertion method which optimizes power under delay constraint for a single net. This method finds the optimal repeater insertion lengths, repeater sizes, and V^dd and V^th levels for a net with a delay ...

Comments

Information & Contributors

Information

Published In

GLSVLSI '04: Proceedings of the 14th ACM Great Lakes symposium on VLSI

April 2004

479 pages

ISBN:1581138539

DOI:10.1145/988952

General Chair:
David Garrett
Bell Labs Research, Lucent Technologies
,
Program Chairs:
John Lach
University of Virginia
,
Charles Zukowski
Columbia University

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 26 April 2004

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Article

Conference

GLSVLSI04

Sponsor:

GLSVLSI04: Great Lakes Symposium on VLSI 2004

April 26 - 28, 2004

MA, Boston, USA

Acceptance Rates

Overall Acceptance Rate 312 of 1,156 submissions, 27%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

2
Total Citations
View Citations
341
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 16 Oct 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Qiu XMa YHe XHong X(2008)IPOSA: A Novel Slack Distribution Algorithm for Interconnect Power Optimization9th International Symposium on Quality Electronic Design (isqed 2008)10.1109/ISQED.2008.4479853(873-876)Online publication date: Mar-2008
https://doi.org/10.1109/ISQED.2008.4479853
Yuantao Peng Xun Liu (2004)Global interconnect optimization with simultaneous macrocell placement and repeater insertionIEEE International SOC Conference, 2004. Proceedings.10.1109/SOCC.2004.1362456(340-343)Online publication date: 2004
https://doi.org/10.1109/SOCC.2004.1362456

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Practical repeater insertion for low power: what repeater library do we need?

Optimization of throughput performance for low-power VLSI interconnects

Power-optimal repeater insertion considering Vdd and Vth as design freedoms

Comments

Published In

Sponsors

Publisher

Publication History

Permissions

Check for updates

Author Tags

Qualifiers

Conference

Acceptance Rates

Other Metrics

Article Metrics

Other Metrics

Cited By

Login options

Full Access

PDF

eReader

Abstract

References

Cited By

Index Terms

Recommendations

Practical repeater insertion for low power: what repeater library do we need?

Optimization of throughput performance for low-power VLSI interconnects

Power-optimal repeater insertion considering Vdd and Vth as design freedoms

Comments

Information

Published In

Sponsors

Publisher

Publication History

Permissions

Check for updates

Author Tags

Qualifiers

Conference

Acceptance Rates

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

Get Access

Login options

Full Access

View options

PDF

eReader

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations