Skip header Section
Skip Bibliometrics Section
Testing semiconductor memories: theory and practiceAugust 1991
- Author:
- A. J. van de Goor
Abstract
No abstract available.
Cited By
Wang X, Hoque T, Basak A, Karam R, Hu W, Qin M, Mu D and Bhunia S (2021). Hardware Trojan Attack in Embedded Memory, ACM Journal on Emerging Technologies in Computing Systems, 17:1, (1-28), Online publication date: 6-Jan-2021.- Sribhuvaneshwari H and Kannan S (2020). Enhanced test algorithm for nanoelectronic Resistive Random Access Memory testing using self check write scheme, Analog Integrated Circuits and Signal Processing, 104:2, (145-155), Online publication date: 1-Aug-2020.
- Wu K, Li J, Lo C, Lai J, Kwai D and Chou Y A channel-sharable built-in self-test scheme for multi-channel DRAMs Proceedings of the 23rd Asia and South Pacific Design Automation Conference, (245-250)
- Wu K, Li J, Lo C, Lai J, Kwai D and Chou Y A channel-sharable built-in self-test scheme for multi-channel DRAMs 2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC), (245-250)
- Saha M, Dalui M and Sikdar B (2016). A cellular automata based highly accurate memory test hardware realizing March C-, Microelectronics Journal, 52:C, (91-103), Online publication date: 1-Jun-2016.
- Sanchez E and Reorda M (2015). On the Functional Test of Branch Prediction Units, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 23:9, (1675-1688), Online publication date: 1-Sep-2015.
- Ghofrani A, lastras-montaño M, Gaba S, Payvand M, Lu W, Theogarajan L and Cheng K (2015). A Low-Power Variation-Aware Adaptive Write Scheme for Access-Transistor-Free Memristive Memory, ACM Journal on Emerging Technologies in Computing Systems, 12:1, (1-18), Online publication date: 3-Aug-2015.
- Zordan L, Bosio A, Dilillo L, Girard P, Todri A, Virazel A and Badereddine N Test solution for data retention faults in low-power SRAMs Proceedings of the Conference on Design, Automation and Test in Europe, (442-447)
- Nair P, Kim D and Qureshi M (2013). ArchShield, ACM SIGARCH Computer Architecture News, 41:3, (72-83), Online publication date: 26-Jun-2013.
- Nair P, Kim D and Qureshi M ArchShield Proceedings of the 40th Annual International Symposium on Computer Architecture, (72-83)
- Zha J, Cui X and Len Lee C Modeling and testing of interference faults in the nano NAND flash memory Proceedings of the Conference on Design, Automation and Test in Europe, (527-531)
- Alameldeen A, Wagner I, Chishti Z, Wu W, Wilkerson C and Lu S (2011). Energy-efficient cache design using variable-strength error-correcting codes, ACM SIGARCH Computer Architecture News, 39:3, (461-472), Online publication date: 22-Jun-2011.
- Alameldeen A, Wagner I, Chishti Z, Wu W, Wilkerson C and Lu S Energy-efficient cache design using variable-strength error-correcting codes Proceedings of the 38th annual international symposium on Computer architecture, (461-472)
- Kuo T, Huang P, Chang Y, Ko C and Hsueh C (2011). An efficient fault detection algorithm for NAND flash memory, ACM SIGAPP Applied Computing Review, 11:2, (8-16), Online publication date: 1-Mar-2011.
- van de Goor A, Gaydadjiev G and Hamdioui S Memory testing with a RISC microcontroller Proceedings of the Conference on Design, Automation and Test in Europe, (214-219)
- Camurati P, Prinetto P, Reorda M, Barbagallo S, Burri A and Medina D (1995). Industrial BIST of Embedded RAMs, IEEE Design & Test, 12:3, (86-95), Online publication date: 1-May-2010.
- Ferraro-Petrillo U, Finocchi I and Italiano G Experimental study of resilient algorithms and data structures Proceedings of the 9th international conference on Experimental Algorithms, (1-12)
- Italiano G Resilient algorithms and data structures Proceedings of the 7th international conference on Algorithms and Complexity, (13-24)
- Aitken R (2010). Books, IEEE Design & Test, 12:2, (8-11), Online publication date: 1-Mar-2010.
- Ney A, Dilillo L, Girard P, Pravossoudovitch S, Virazel A, Bastian M and Gouin V A new design-for-test technique for SRAM core-cell stability faults Proceedings of the Conference on Design, Automation and Test in Europe, (1344-1348)
- Chien T, Chao W, Li C, Chang Y, Liao K, Chang M, Tsai M and Tseng C BIST design optimization for large-scale embedded memory cores Proceedings of the 2009 International Conference on Computer-Aided Design, (197-200)
- Chao M, Yang H, Huang R, Lin S and Chin C Fault models for embedded-DRAM macros Proceedings of the 46th Annual Design Automation Conference, (714-719)
- Hu Y, Fu X, Fan X and Fujiwara H Localized random access scan Proceedings of the 2008 Asia and South Pacific Design Automation Conference, (565-570)
- Soares A, Bonatto A and Susin A A new march sequence to fit DDR SDRAM test in burst mode Proceedings of the 21st annual symposium on Integrated circuits and system design, (28-33)
- Ney A, Girard P, Pravossoudovitch S, Virazel A, Bastian M and Gouin V A design-for-diagnosis technique for SRAM write drivers Proceedings of the conference on Design, automation and test in Europe, (1480-1485)
- Voyiatzis I (2008). An accumulator-based compaction scheme for online BIST of RAMs, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 16:9, (1248-1251), Online publication date: 1-Sep-2008.
- Su C, Tsai C, Wu C, Hung C, Chen Y, Wang D, Lee Y and Kao M (2008). Write disturbance modeling and testing for MRAM, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 16:3, (277-288), Online publication date: 1-Mar-2008.
- Huang R, Li J, Yeh J and Wu C (2007). Raisin, IEEE Design & Test, 24:4, (386-396), Online publication date: 1-Jul-2007.
- Spang O, von Staudt H and Wahl M A sophisticated memory test engine for LCD display drivers Proceedings of the conference on Design, automation and test in Europe, (213-218)
- Lu S, Hsiao Y, Liu C and Yang C (2007). Low-power built-in self-test techniques for embedded SRAMs, VLSI Design, 2007:2, (1-6), Online publication date: 1-Apr-2007.
- Jørgensen A, Moruz G and Mølhave T Priority queues resilient to memory faults Proceedings of the 10th international conference on Algorithms and Data Structures, (127-138)
- Li J and Huang C (2007). An Efficient Diagnosis Scheme for RAMs with Simple Functional Faults, IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, E90-A:12, (2703-2711), Online publication date: 1-Dec-2007.
- Finocchi I, Grandoni F and Italiano G (2007). Designing reliable algorithms in unreliable memories, Computer Science Review, 1:2, (77-87), Online publication date: 1-Dec-2007.
- Bernardi P, Grosso M, Rebaudengo M and Sonza Reorda M (2007). A System-layer Infrastructure for SoC Diagnosis, Journal of Electronic Testing: Theory and Applications, 23:5, (389-404), Online publication date: 1-Oct-2007.
- Dilillo L, Girard P, Pravossoudovitch S, Virazel A and Bastian M (2007). Analysis and Test of Resistive-Open Defects in SRAM Pre-Charge Circuits, Journal of Electronic Testing: Theory and Applications, 23:5, (435-444), Online publication date: 1-Oct-2007.
- Lu S, Tsai Y, Hsu C, Wang K and Wu C (2006). Efficient built-in redundancy analysis for embedded memories with 2-d redundancy, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 14:1, (34-42), Online publication date: 1-Jan-2006.
- Hamdioui S, Al-Ars Z and van de Goor A (2006). Opens and Delay Faults in CMOS RAM Address Decoders, IEEE Transactions on Computers, 55:12, (1630-1639), Online publication date: 1-Dec-2006.
- Epinat A, Vijayaraghavan N, Sautier M, Callen O, Fabre S, Ross R, Simon P and Wilson R Yield Enhancement Methodology for CMOS Standard Cells Proceedings of the 7th International Symposium on Quality Electronic Design, (497-502)
- Dilillo L, Rosinger P, Al-Hashimi B and Girard P Minimizing test power in SRAM through reduction of pre-charge activity Proceedings of the conference on Design, automation and test in Europe: Proceedings, (1159-1164)
- Zhou J and Wunderlich H Software-based self-test of processors under power constraints Proceedings of the conference on Design, automation and test in Europe: Proceedings, (430-435)
- Majhi A, Azimane M, Gronthoud G, Lousberg M, Eichenberger S and Bowen F Memory Testing Under Different Stress Conditions Proceedings of the conference on Design, Automation and Test in Europe - Volume 1, (438-443)
- Bodean G, Bodean D and Labunetz A New Schemes for Self-Testing RAM Proceedings of the conference on Design, Automation and Test in Europe - Volume 2, (858-859)
- Finocchi I, Grandoni F and Italiano G Designing reliable algorithms in unreliable memories Proceedings of the 13th annual European conference on Algorithms, (1-8)
- Bhadra J, Martin A and Abraham J (2005). A formal framework for verification of embedded custom memories of the Motorola MPC7450 microprocessor, Formal Methods in System Design, 27:1-2, (67-112), Online publication date: 1-Sep-2005.
- Bahr H, Russell G and Li Y Extending boundary-scan to perform a memory built-in self-test Proceedings of the 9th International Conference on Circuits, (1-5)
- Li J Testing comparison faults of ternary CAMs based on comparison faults of binary CAMs Proceedings of the 2005 Asia and South Pacific Design Automation Conference, (65-70)
- Prodan L, Udrescu M and Vladutiu M Multiple-level concatenated coding in embryonics Proceedings of the 7th annual conference on Genetic and evolutionary computation, (941-948)
- Prodan L, Udrescu M and Vladutiu M Reliability assessment in embryonics inspired by fault-tolerant quantum computation Proceedings of the 2nd conference on Computing frontiers, (323-333)
- Azimane M and Majhi A New Test Methodology for Resistive Open Defect Detection in Memory Address Decoders Proceedings of the 22nd IEEE VLSI Test Symposium
- Du X, Reddy S, Ross D, Cheng W and Rayhawk J Memory BIST Using ESP Proceedings of the 22nd IEEE VLSI Test Symposium
- Wang B, Yang J, Cicalo J, Ivanov A and Zorian Y Reducing Embedded SRAM Test Time under Redundancy Constraints Proceedings of the 22nd IEEE VLSI Test Symposium
- Al-Ars Z and van de Goor A Soft Faults and the Importance of Stresses in Memory Testing Proceedings of the conference on Design, automation and test in Europe - Volume 2
- Huang R, Lai Y, Chou Y and Wu C SRAM delay fault modeling and test algorithm development Proceedings of the 2004 Asia and South Pacific Design Automation Conference, (104-109)
- Finocchi I and Italiano G Sorting and searching in the presence of memory faults (without redundancy) Proceedings of the thirty-sixth annual ACM symposium on Theory of computing, (101-110)
- Niggemeyer D and Rudnick E (2004). Automatic Generation of Diagnostic Memory Tests Based on Fault Decomposition and Output Tracing, IEEE Transactions on Computers, 53:9, (1134-1146), Online publication date: 1-Sep-2004.
- Goor A (2004). An Industrial Evaluation of DRAM Tests, IEEE Design & Test, 21:5, (430-440), Online publication date: 1-Sep-2004.
- Hamdioui S, Wadsworth R, Reyes J and Van De Goor A (2004). Memory Fault Modeling Trends, Journal of Electronic Testing: Theory and Applications, 20:3, (245-255), Online publication date: 1-Jun-2004.
- Caşcaval P, Bennett S and Huţanu C (2004). Efficient March Tests for a Reduced 3-Coupling and 4-Coupling Faults in Random-Access Memories, Journal of Electronic Testing: Theory and Applications, 20:3, (227-243), Online publication date: 1-Jun-2004.
- Polian I and Becker B (2004). Scalable Delay Fault BIST for Use with Low-Cost ATE, Journal of Electronic Testing: Theory and Applications, 20:2, (181-197), Online publication date: 1-Apr-2004.
- Chakraborty K (2004). Testing and Reliability Techniques for High-Bandwidth Embedded RAMs, Journal of Electronic Testing: Theory and Applications, 20:1, (89-108), Online publication date: 1-Feb-2004.
- Benso A, Di Carlo S, Di Natale G and Prinetto P (2003). Online Self-Repair of FIR Filters, IEEE Design & Test, 20:3, (50-57), Online publication date: 1-May-2003.
- Fang B, Xu Q and Nicolici N Hardware/Software Co-testing of Embedded Memories in Complex SOCs Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
- Cheng K, Wang C, Lee J, Chou Y, Huang C and Wu C FAME Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
- Schanstra I and van de Goor A Consequences of RAM Bitline Twisting for Test Coverage Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
- Lee K, Lee B and Kim S A simple diagnostic method for memory testing Proceedings of the 2nd WSEAS International Conference on Electronics, Control and Signal Processing, (1-6)
- Eberle H (2003). A Radio Network for Monitoring and Diagnosing Computer Systems, IEEE Micro, 23:1, (60-65), Online publication date: 1-Jan-2003.
- Lu S (2003). A Novel Built-In Self-Repair Approach for Embedded RAMs, Journal of Electronic Testing: Theory and Applications, 19:3, (315-324), Online publication date: 1-Jun-2003.
- Vedula V, Abraham J, Bhadra J and Tupuri R (2003). A Hierarchical Test Generation Approach Using Program Slicing Techniques on Hardware Description Languages, Journal of Electronic Testing: Theory and Applications, 19:2, (149-160), Online publication date: 1-Apr-2003.
- Li J, Tzeng R and Wu C (2003). Testing and Diagnosis Methodologies for Embedded Content Addressable Memories, Journal of Electronic Testing: Theory and Applications, 19:2, (207-215), Online publication date: 1-Apr-2003.
- Hamdioui S, Al-Ars Z, Van De Goor A and Rodgers M (2003). Dynamic Faults in Random-Access-Memories, Journal of Electronic Testing: Theory and Applications, 19:2, (195-205), Online publication date: 1-Apr-2003.
- Niggemeyer D and Rudnick E (2003). A data acquisition methodology for on-chip repair of embedded memories, ACM Transactions on Design Automation of Electronic Systems, 8:4, (560-576), Online publication date: 1-Oct-2003.
- Al-Ars Z and van de Goor A (2003). Static and Dynamic Behavior of Memory Cell Array Spot Defects in Embedded DRAMs, IEEE Transactions on Computers, 52:3, (293-309), Online publication date: 1-Mar-2003.
- Vollrath J (2003). Testing and Characterization of SDRAMs, IEEE Design & Test, 20:1, (42-50), Online publication date: 1-Jan-2003.
- Hellebrand S, Wunderlich H, Ivaniuk A, Klimets Y and Yarmolik V (2002). Efficient Online and Offline Testing of Embedded DRAMs, IEEE Transactions on Computers, 51:7, (801-809), Online publication date: 1-Jul-2002.
- Wang C, Wu C, Li J, Wu C, Teng T, Chiu K and Lin H (2002). A Built-in Self-Test Scheme with Diagnostics Support for Embedded SRAM, Journal of Electronic Testing: Theory and Applications, 18:6, (637-647), Online publication date: 1-Dec-2002.
- Zivkovic V, Tangelder R and Kerkhoff H (2002). An Implementation for Test-Time Reduction in VLIW Transport-Triggered Architectures, Journal of Electronic Testing: Theory and Applications, 18:2, (203-212), Online publication date: 1-Apr-2002.
- Hamdioui S and van de Goor A (2002). Efficient Tests for Realistic Faults in Dual-Port SRAMs, IEEE Transactions on Computers, 51:5, (460-473), Online publication date: 1-May-2002.
- Benso A, Chiusano S and Prinetto P (2002). DFT and BIST of a Multichip Module for High-Energy Physics Experiments, IEEE Design & Test, 19:3, (94-105), Online publication date: 1-May-2002.
- Pateras S (2002). IP for Embedded Diagnosis, IEEE Design & Test, 19:3, (46-55), Online publication date: 1-May-2002.
- Shin J, Yu X, Rudnick E and Abramovici M At-Speed Logic BIST Using a Frozen Clock Testing Strategy Proceedings of the 2001 IEEE International Test Conference
- Li J, Cheng K, Huang C and Wu C March-Based RAM Diagnosis Algorithms for Stuck-At and Coupling Faults Proceedings of the 2001 IEEE International Test Conference
- Thaller K A Highly-Efficient Transparent Online Memory Test Proceedings of the 2001 IEEE International Test Conference
- CHIUSANO S, DI NATALE G, PRINETTO P and BIGONGIARI F GRAAL Proceedings of the 2001 IEEE International Test Conference
- Chen J, Khare J, Walker K, Shaikh S, Rajski J and Maly W Test Response Compression and Bitmap Encoding for Embedded Memories in Manufacturing Process Monitoring Proceedings of the 2001 IEEE International Test Conference
- Al-Ars Z, Goor A, Braun J and Richter D Simulation Based Analysis of Temperature Effect on the Faulty Behavior of Embedded DRAMs Proceedings of the 2001 IEEE International Test Conference
- Josephson D, Poehlman S, Govan V and Mumford C Test Methodology for the McKinley Processor Proceedings of the 2001 IEEE International Test Conference
- Al-Ars Z and van de Goor A Static and dynamic behavior of memory cell array opens and shorts in embedded DRAMs Proceedings of the conference on Design, automation and test in Europe, (496-503)
- Mohammad M, Saluja K and Yap A (2001). Fault Models and Test Procedures for Flash Memory Disturbances, Journal of Electronic Testing: Theory and Applications, 17:6, (495-508), Online publication date: 1-Dec-2001.
- A Method of Embedded Memory Access Time Measurement Proceedings of the 2nd International Symposium on Quality Electronic Design
- Wu C, Huang C, Cheng K, Wang C and Wu C Simulation-based test algorithm generation and port scheduling for multi-port memories Proceedings of the 38th annual Design Automation Conference, (301-306)
- Benso A, Chiusano S, Natale G, Prinetto P and Bondoni M (2001). Online and Offline BIST in IP-Core Design, IEEE Design & Test, 18:5, (92-99), Online publication date: 1-Sep-2001.
- Wu Y and Calin L Shadow Write and Read For At-Speed BIST Of TDM SRAMs Proceedings of the 2001 IEEE International Test Conference
- van de Goor A and Paalvast A Industrial Evaluation of DRAM SIMM Tests Proceedings of the 2000 IEEE International Test Conference
- Benso A, Chiusano S, Natale G, Prinetto P and Bodoni M A Family of Self-Repair SRAM Cores Proceedings of the 6th IEEE International On-Line Testing Workshop (IOLTW)
- Ross D, Wood T and Giles G Conversion of Small Functional Test Sets of Nonscan Blocks to Scan Patterns Proceedings of the 2000 IEEE International Test Conference
- Zarrineh K, Adams R, Eckenrode T and Gregor S Self Test Architecture for Testing Complex Memory Structures Proceedings of the 2000 IEEE International Test Conference
- Wu C, Huang C, Wang C, Cheng K and Wu C Error catch and analysis for semiconductor memories using march tests Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, (468-471)
- Lu J and Wu C Cost and benefit models for logic and memory BIST Proceedings of the conference on Design, automation and test in Europe, (710-714)
- Bergfeld T, Niggemeyer D and Rudnick E Diagnostic testing of embedded memories using BIST Proceedings of the conference on Design, automation and test in Europe, (305-311)
- Liu J, Makki R and Kayssi A (2000). Dynamic Power Supply Current Testing of CMOS SRAMs, Journal of Electronic Testing: Theory and Applications, 16:5, (499-511), Online publication date: 1-Oct-2000.
- Hamdioui S and Van De Goor A (2000). Testing Address Decoder Faults in Two-Port Memories, Journal of Electronic Testing: Theory and Applications, 16:5, (487-498), Online publication date: 1-Oct-2000.
- Renovell M and Zorian Y Different Experiments in Test Generation for XILINX FPGAs Proceedings of the 2000 IEEE International Test Conference
- Lobetti-Bondoni M, Pricco A, Benso A, Chiusano S and Prinetto P An On-Line BISTed SRAM IP Core Proceedings of the 1999 IEEE International Test Conference
- Schanstra I and Goor A Industrial Evaluation of Stress Combinations for March Tests applied to SRAMs Proceedings of the 1999 IEEE International Test Conference
- Hellebrand S, Wunderlich H, Ivaniuk A, Klimets Y and Yarmolik V Error Detecting Refreshment for Embedded DRAMs Proceedings of the 1999 17TH IEEE VLSI Test Symposium
- Zarrineh K and Upadhyaya S A New Framework For Automatic Generation, Insertion and Verification of Memory Built-In Self Test Units Proceedings of the 1999 17TH IEEE VLSI Test Symposium
- Yang Z, Cheng K and Tai K A New Bare Die Test Methodology Proceedings of the 1999 17TH IEEE VLSI Test Symposium
- Abramovici M, Stroud C, Hamilton C, Wijesuriya S and Verma V Using Roving STARs for On-Line Testing and Diagnosis of FPGAs in Fault-Tolerant Applications Proceedings of the 1999 IEEE International Test Conference
- Zarrineh K and Upadhyaya S On programmable memory built-in self test architectures Proceedings of the conference on Design, automation and test in Europe, (136-es)
- Hellebrand S, Wunderlich H and Yarmolik V Symmetric transparent BIST for RAMs Proceedings of the conference on Design, automation and test in Europe, (135-es)
- van de Goor A and de Neef J Industrial evaluation of DRAM tests Proceedings of the conference on Design, automation and test in Europe, (123-es)
- Renovell M, Portal J, Figueras J and Zorian Y (1999). SRAM-Based FPGAs, Journal of Electronic Testing: Theory and Applications, 14:1-2, (159-167), Online publication date: 1-Feb-1999.
- Champac V, Castillejos J and Figueras J (1999). IDDQ Testing of Opens in CMOS SRAMs, Journal of Electronic Testing: Theory and Applications, 15:1-2, (53-62), Online publication date: 1-Aug-1999.
- Benso A, Chiusano S, Prinetto P, Giovannetti S, Mariani R and Motto S Testing An MCM For High-Energy Physics Experiments Proceedings of the 1999 IEEE International Test Conference
- Hamdioui S and Goor A Port Interference Faults in Two-Port Memories Proceedings of the 1999 IEEE International Test Conference
- Rearick J Practical Scan Test Generation and Application for Embedded FIFOs Proceedings of the 1999 IEEE International Test Conference
- Redeker M, Cockburn B and Elliott D (1999). Fault Models and Tests for a 2-Bit-per-Cell MLDRAM, IEEE Design & Test, 16:1, (22-31), Online publication date: 1-Jan-1999.
- Redeker M, Cockburn B and Elliott D Fault Models and Test Strategies for a Two-Bit per Cell DRAM Proceedings of the 1998 IEEE International Workshop on Memory Technology, Design and Testing
- Sidorowicz P and Brzozowski J Verification of CAM Tests for Input Stuck-at Faults Proceedings of the 1998 IEEE International Workshop on Memory Technology, Design and Testing
- Lin K and Wu C Functional Testing of Content-Addressable Memories Proceedings of the 1998 IEEE International Workshop on Memory Technology, Design and Testing
- Otterstedt J, Niggemeyer D and Williams T Detection of CMOS address decoder open faults with March and pseudo random memory tests Proceedings of the 1998 IEEE International Test Conference, (53-62)
- Renovell M, Portal J, Figueras J and Zorian Y SRAM-based FPGA's Proceedings of the 1998 IEEE International Test Conference, (1102-1111)
- Schanstra I, Lukita D, Goor A, Veelenturf K and Wijnen P Semiconductor manufacturing process monitoring using built-in self-test for embedded memories Proceedings of the 1998 IEEE International Test Conference
- Kwon Y, Mathew B and Hao H FakeFault Proceedings of the 1998 IEEE International Test Conference
- van de Goor A and Tlili I March tests for word-oriented memories Proceedings of the conference on Design, automation and test in Europe, (501-509)
- Yarmolik V, Hellebrand S and Wunderlich H Self-adjusting output data compression Proceedings of the conference on Design, automation and test in Europe, (173-179)
- Olivo P and Dalpasso M (1998). A Bist Scheme for Non-Volatile Memories, Journal of Electronic Testing: Theory and Applications, 12:1-2, (139-144), Online publication date: 1-Feb-1998.
- Zarrineh K, Upadhyaya S and Chakravarty S A new framework for generating optimal March tests for memory arrays Proceedings of the 1998 IEEE International Test Conference
- McConnell R, Möller U and Richter D How we test Siemens Embedded DRAM Cores Proceedings of the 1998 IEEE International Test Conference
- Kim I, Zorian Y, Komoriya G, Pham H, Higgins F and Lewandowski J Built in self repair for embedded high density SRAM Proceedings of the 1998 IEEE International Test Conference, (1112-1119)
- Hamdioui S and Goor A Consequences of port restrictions on testing two-port memories Proceedings of the 1998 IEEE International Test Conference, (63-72)
- Bhavsar D, Echeruo U, Akeson D and Bowhill W A highly testable and diagnosable fabrication process test chip Proceedings of the 1998 IEEE International Test Conference, (853-861)
- Adams R, Cooley E and Hansen P Quad DCVS dynamic logic fault modeling and testing Proceedings of the 1998 IEEE International Test Conference, (356-362)
- Cockburn B DRAM Fault Modeling and Test Pattern Design Proceedings of the 1998 IEEE International Workshop on Memory Technology, Design and Testing
- van de Goor A, Tlili I and Hamdioui S Converting March Tests for Bit-Oriented Memories Into Tests for Word-Oriented Memories Proceedings of the 1998 IEEE International Workshop on Memory Technology, Design and Testing
- Niggemeyer D, Redeker M and Otterstedt J Integration of Non-Classical Faults in Standard March Tests Proceedings of the 1998 IEEE International Workshop on Memory Technology, Design and Testing
- Hamdioui S and van de Goor A Address Decoder Faults and their Tests for Two-Port Memories Proceedings of the 1998 IEEE International Workshop on Memory Technology, Design and Testing
- Brauch J and Fleischman J (1998). Design of Cache Test Hardware on the HP PA8500, IEEE Design & Test, 15:3, (58-63), Online publication date: 1-Jul-1998.
- Barbagallo S, Medina D, Corno F, Prinetto P and Reorda M (1998). Integrating Online and Offline Testing of a Switching Memory, IEEE Design & Test, 15:1, (63-70), Online publication date: 1-Jan-1998.
- Savir J (1998). Random Pattern Testability of Memory Control Logic, IEEE Transactions on Computers, 47:3, (305-312), Online publication date: 1-Mar-1998.
- Biewenga A, Muris M, Schuttert R and Fawer U Testing a multichip package for a consumer communications application Proceedings of the 1998 IEEE International Test Conference, (222-227)
- Powell T, Hii F and Cline D A 256Meg SDRAM BIST for Disturb Test Application Proceedings of the 1997 IEEE International Test Conference
- Meixner A and Banik J WEAK WRITE TEST MODE Proceedings of the 1997 IEEE International Test Conference
- Böhl E, Lindenkreuz T and Stephan R THE FAIL-STOP CONTROLLER AE11 Proceedings of the 1997 IEEE International Test Conference
- Brauch J and Fleischman J DESIGN OF CACHE TEST HARDWARE ON THE HP PA8500 Proceedings of the 1997 IEEE International Test Conference
- van de Goor A and Lin M The Implementation of Pseudo-Random Memory Tests on Commercial Memory Testers Proceedings of the 1997 IEEE International Test Conference
- Ghosh I, Jha N and Dey S A Low-Overhead Design for Testability and Test Generation Technique for Core-Based Systems Proceedings of the 1997 IEEE International Test Conference
- van de Goor A and Tlili I Disturb Neighborhood Pattern Sensitive Fault Proceedings of the 15th IEEE VLSI Test Symposium
- Das D and Karpovsky M (1997). Exhaustive and Near-Exhaustive Memory Testing Techniques and theirBIST Implementations, Journal of Electronic Testing: Theory and Applications, 10:3, (215-229), Online publication date: 1-Jun-1997.
- Goto H, Nakamura S and Iwasaki K Experimental fault analysis of 1 Mb SRAM chips Proceedings of the 15th IEEE VLSI Test Symposium
- Kim V and Chen T Assessing SRAM test coverage for sub-micron CMOS technologies Proceedings of the 15th IEEE VLSI Test Symposium
- Sachdev M (1997). Open Defects in CMOS RAM Address Decoders, IEEE Design & Test, 14:2, (26-33), Online publication date: 1-Apr-1997.
- Youngs L and Paramanandam S (1997). Mapping and Repairing Embedded-Memory Defects, IEEE Design & Test, 14:1, (18-24), Online publication date: 1-Jan-1997.
- van de Goor A, Offerman A and Schanstra I Towards a Uniform Notation for Memory Tests Proceedings of the 1996 European conference on Design and Test
- Sachdev M Test and Testability Techniques for Open Defects in RAM Address Decoders Proceedings of the 1996 European conference on Design and Test
- Mikitjuk V, Yarmolik V and van de Goor A RAM Testing Algorithm for Detection Linked Coupling Faults Proceedings of the 1996 European conference on Design and Test
- Stroud C, Chen P, Konala S and Abramovici M Evaluation of FPGA resources for built-in self-test of programmable logic blocks Proceedings of the 1996 ACM fourth international symposium on Field-programmable gate arrays, (107-113)
- Rai S and Kirpalani V (1996). A Modified TRAM Architecture, IEEE Transactions on Computers, 45:8, (969-974), Online publication date: 1-Aug-1996.
- van de Goor A, Schanstra I and Zorian Y Functional test for shifting-type FIFOs Proceedings of the 1995 European conference on Design and Test
- Karpovsky M, van de Goor A and Yarmolik V Pseudo-exhaustive word-oriented DRAM testing Proceedings of the 1995 European conference on Design and Test
- Janssen J and Corporaal H Partitioned register file for TTAs Proceedings of the 28th annual international symposium on Microarchitecture, (303-312)
- Sosnowski J (1994). Transient Fault Tolerance in Digital Systems, IEEE Micro, 14:1, (24-35), Online publication date: 1-Feb-1994.
- Treuer R and Agarwal V (1993). Built-In Self-Diagnosis for Repairable Embedded RAMs, IEEE Design & Test, 10:2, (24-33), Online publication date: 1-Apr-1993.
- van Sas J, Catthoor F and De Man H (1993). Test Algorithms for Double-Buffered Random Access and Pointer-Addressed Memories, IEEE Design & Test, 10:2, (34-44), Online publication date: 1-Apr-1993.
- Van De Goor A (1993). Using March Tests to Test SRAMs, IEEE Design & Test, 10:1, (8-14), Online publication date: 1-Jan-1993.
- Zorian Y and Ivanov A (1992). An Effective BIST Scheme for ROM's, IEEE Transactions on Computers, 41:5, (646-653), Online publication date: 1-May-1992.
Index Terms
- Testing semiconductor memories: theory and practice
Recommendations
Chemical vapor deposition of chalcogenide materials for phase-change memories
Films of chalcogenide Ge-Sb-Te materials were grown by pulsed liquid injection chemical vapor deposition (CVD) technique. Simple thermal CVD without additional process activation and CVD with remote activation of precursor decomposition process by a hot-...
Innovative technologies for high density non-volatile semiconductor memories
In the last decade, the impressive growth of the portable systems market has been also sustained by the availability of successful semiconductor Non-Volatile Memory (NVM) technologies. The key driver has been the Flash memory, in particular the NAND ...