Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
Bibliometrics
Skip Table Of Content Section
research-article
Energy-efficient encoding techniques for off-chip data buses
Article No.: 9, Pages 1–23https://doi.org/10.1145/1457255.1457256

Reducing the power consumption of computing devices has gained a lot of attention recently. Many research works have focused on reducing power consumption in the off-chip buses as they consume a significant amount of total power. Since the bus power ...

research-article
On the exploitation of loop-level parallelism in embedded applications
Article No.: 10, Pages 1–34https://doi.org/10.1145/1457255.1457257

Advances in the silicon technology have enabled increasing support for hardware parallelism in embedded processors. Vector units, multiple processors/cores, multithreading, special-purpose accelerators such as DSPs or cryptographic engines, or a ...

research-article
Throughput-driven synthesis of embedded software for pipelined execution on multicore architectures
Article No.: 11, Pages 1–35https://doi.org/10.1145/1457255.1457258

We present a methodology for pipelined software synthesis of streaming applications. First, we develop a versatile task assignment algorithm capable of optimizing realistically-arbitrary cost functions for two cores. The algorithm is exact (i.e., ...

research-article
A comparison of software platforms for wireless sensor networks: MANTIS, TinyOS, and ZigBee
Article No.: 12, Pages 1–23https://doi.org/10.1145/1457255.1457264

Wireless sensor networks are characterized by very tight code size and power constraints and by a lack of well-established standard software development platforms such as Posix. In this article, we present a comparative study between a few fairly ...

research-article
Modeling and analysis of core-centric network processors
Article No.: 13, Pages 1–15https://doi.org/10.1145/1457255.1457260

Network processors can be categorized into two types, the coprocessors-centric model in which the data-plane is handled by coprocessors, and the core-centric model in which the core processes most of the data-plane packets yet offloading some tasks to ...

research-article
Cross-layer customization for rapid and low-cost task preemption in multitasked embedded systems
Article No.: 14, Pages 1–28https://doi.org/10.1145/1457255.1457261

Preemptive multitasking is widely used in many low-cost and real-time embedded applications for its superior hardware utilization. The frequent and asynchronous context switches, however, require the preservation and restoration of the task state, thus ...

research-article
Low-latency time-portable real-time programming with Exotasks
Article No.: 15, Pages 1–48https://doi.org/10.1145/1457255.1457262

Exotasks are a novel Java programming construct that achieve three important goals. They achieve low latency while allowing the fullest use of Java language features, compared to previous attempts to restrict the Java language for use in the ...

research-article
Register coalescing techniques for heterogeneous register architecture with copy sifting
Article No.: 16, Pages 1–37https://doi.org/10.1145/1457255.1457263

Optimistic coalescing has been proven as an elegant and effective technique that provides better chances of safely coloring more registers in register allocation than other coalescing techniques. Its algorithm originally assumes homogeneous registers, ...

Subjects

Comments