research-article

Exploring programming model-driven QoS support for NoC-based platforms

Authors:

Andrea Marongiu,

Federico Angiolini,

Giovanni De MicheliAuthors Info & Claims

CODES/ISSS '10: Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis

Pages 65 - 74

https://doi.org/10.1145/1878961.1878977

Published: 24 October 2010 Publication History

Abstract

Networks-on-Chip (NoCs) are being increasingly considered as a central enabling technology to communication-centric designs as more and more IP blocks are integrated on the same SoC. Embedded applications, in turn, are becoming extremely sophisticated, and often require guaranteed levels of service and performance. The complex and non-uniform nature of network traffic generated by parallel applications running on a large number of possibly heterogeneous IPs makes a strong case for providing Quality of Service (QoS) support for traffic streams over the NoC infrastructure.

In this paper we consider an integrated hardware/software approach for delivering QoS at the application level. We designed NoC hardware support, low-level middleware and APIs which enable QoS control at the application level. Furthermore, we identify a set of programming abstractions useful to associate the notion of priority to each running task in the system. An initial implementation of this programming model is also presented, which leverages a set of extensions to a MPSoC-specific OpenMP compiler and runtime environment.

References

[1]

D. Andreasson and S. Kumar. On Improving Best-Effort throughput by better utilization of Guaranteed-Throughput channels in an on-chip communication system. In Proceeding of 22th IEEE Norchip Conference, 2004.

[2]

AMBA 3 AXI overview, 2005. http://www.arm.com/products/system-ip/interconnect/axi/index.php.

[3]

ARM AMBA 2.0 AHB-APB Overview, 2005. http://www.arm.com/products/system-ip/interconnect/amba-design-kit.php.

[4]

L. Benini, D. Bertozzi, A. Bogliolo, F. Menichelli, and M. Olivieri. MPARM: Exploring the Multi-Processor SoC Design Space with SystemC. The Journal of VLSI Signal Processing, 41(2):169--182, September 2005.

Digital Library

[5]

L. Benini and G. De Micheli. Networks on Chips: A new SoC Paradigm. IEEE Computer, 35(1):70--78, January 2002.

Digital Library

[6]

L. Benini and G. D. Micheli. Networks on chips: Technology and Tools. Morgan Kaufmann Publishers, San Francisco, CA, USA, 2006.

Digital Library

[7]

D. Bertozzi and L. Benini. Xpipes: A Network-on-Chip Architecture for Gigascale Systems-on-Chip. 4(2):18--31, 2004.

[8]

T. Bjerregaard and J. Sparso. A Router Architecture for Connection-Oriented Service Guarantees in the. MANGO Clockless Network-on-Chip. In Proc. Design, Automation and Test in Europe, pages 1226--1231, 2005.

Digital Library

[9]

E. Bolotin, I. Cidon, R. Ginosar, and A. Kolodny. QNoC: QoS Architecture and Design Process for Network on Chip. Journal of System Architecture, 50:105--128, 2004.

Digital Library

[10]

E. Carara, N. Calazans, and F. Moraes. Managing QoS Flows at Task Level in NoC-Based MPSoCs. In Proc. IFIP International Conference on Very Large Scale Integration (VLSI-SoC '09), 2009.

[11]

B. Chapman, L. Huang, E. Biscondi, E. Stotzer, A. Shrivastava, and A. Gatherer. Implementing OpenMP on a High Performance Embedded Multicore MPSoC. In IPDPS '09: Proceedings of the 2009 IEEE International Symposium on Parallel&Distributed Processing, pages 1--8, 2009.

Digital Library

[12]

W. Dally and B. Towles. Principles and Practices of Interconnection Networks. Morgan Kaufmann Publishers Inc., 2004.

Digital Library

[13]

W. J. Dally. Virtual-Channel Flow Control. IEEE Trans. Parallel Distrib. Syst., 3(2):194--205, Mar. 1992.

Digital Library

[14]

W. J. Dally and B. Towles. Route Packets, Not Wires: On-Chip Interconnection Networks. In Proceedings of the 38th Design Automation Conference, pages 684--689, June 2001.

Digital Library

[15]

M. Dehyadgari, M. Nickray, A. Afzali-kusha, and Z. Navabi. A New Protocol Stack Model for Network on Chip. In Proc. IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures, volume 00, page 3pp., Mar. 2-3, 2006.

Digital Library

[16]

A. Dorta, C. Rodriguez, and F. de Sande. The OpenMP Source Code Repository. In Parallel, Distributed and Network-Based Processing, 2005. PDP 2005. 13th Euromicro Conference on, pages 244--250, Feb. 2005.

Digital Library

[17]

J. Duato, S. Yalamanchili, and L. Ni. Interconnection Networks: An Engineering Approach. Morgan Kaufmann Publishers, 2003.

Digital Library

[18]

K. Goossens, J. van Meerbergen, A. Peeters, and R. Wielage. Networks on Silicon: Combining Best-Effort and Guaranteed Services. In Proc. Design, Automation and Test in Europe Conference and Exhibition, pages 423--425, Mar. 4-8, 2002.

Digital Library

[19]

A. Hansson and K. Goossens. Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases. In NOCS '07: Proceedings of the First International Symposium on Networks-on-Chip, pages 233--242, 2007.

Digital Library

[20]

A. Hansson, M. Subburaman, and K. Goossens. Aelite: A Flit-Synchronous Network on Chip with Composable and Predictable Services. In Proc. DATE '09. Design, Automation. Test in Europe Conference. Exhibition, pages 250--255, Apr. 20-24, 2009.

Digital Library

[21]

A. Hansson, M. Wiggers, A. Moonen, K. Goossens, and M. Bekooij. Enabling Application-Level Performance Guarantees in Network-Based Systems on Chip by Applying Dataflow Analysis. IET Computers Digital Techniques, 3(5):398--412, Sept. 2009.

[22]

I. Miro Panades, A. Greiner., A. Sheibanyrad. A Low Cost Network-on-Chip with Guaranteed Service Well Suited to the GALS Approach. In Nano-Net 2006, 2006.

[23]

A. Jerraya and W. Wolf. Multiprocessor Systems-on-Chips. Morgan Kaufmann, Elsevier, 2005.

[24]

A. A. Jerraya, A. Bouchhima, and F. Petrot. Programming Models and HW-SW Interfaces Abstraction for Multi-Processor SoC. In DAC '06: Proceedings of the 43rd annual Design Automation Conference, pages 280--285, New York, NY, USA, 2006. ACM.

Digital Library

[25]

W.-C. Jeun and S. Ha. Effective OpenMP Implementation and Translation For Multiprocessor System-On-Chip without Using OS. In Proc. Asia and South Pacific Design Automation Conference ASP-DAC '07, pages 44--49, Jan. 23-26, 2007

Digital Library

[26]

F. Petrot, and A. Jerraya. Parallel Programming of Multi-processor SoC: A HW-SW Interface Perspective. International Journal of Parallel Programming, 36(1):68--92, 2008.

Digital Library

[27]

T. Marescaux and H. Corporaal. Introducing the SuperGT Network-on-Chip; SuperGT QoS: more than just GT. In Proc. 44th ACM/IEEE Design Automation Conference DAC '07, pages 116--121, June 4-8, 2007.

Digital Library

[28]

A. Marongiu and L. Benini. Efficient OpenMP Support and Extensions for MPSoCs with Explicitly Managed Memory Hierarchy. In Proc. DATE '09. Design, Automation. Test in Europe Conference. Exhibition, pages 809--814, Apr. 20-24, 2009.

Digital Library

[29]

M. Millberg, E. Nilsson, R. Thid, S. Kumar, and A. Jantsch. The Nostrum backbone-a communication protocol stack for Networks on Chip. In Proc. 17th International Conference on VLSI Design, pages 693--696, 2004.

Digital Library

[30]

R. Mullins, A. West, and S. Moore. Low-Latency Virtual-Channel Routers for On-Chip Networks. In Proc. 31st Annual International Symposium on Computer Architecture, pages 188--197, June 19--23, 2004.

Digital Library

[31]

S. Murali, M. Coenen, A. Radulescu, K. Goossens, and G. De Micheli. A Methodology for Mapping Multiple Use-Cases onto Networks on Chips. In Proc. Design, Automation and Test in Europe DATE '06, volume 1, pages 1--6, Mar. 6-10, 2006.

Digital Library

[32]

S. Murali, P. Meloni, F. Angiolini, D. Atienza, S. Carta, L. Benini, G. De Micheli, and L. Raffo. Designing Application-Specific Networks on Chips with Floor plan Information. In ICCAD '06: Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, pages 355--362, 2006.

Digital Library

[33]

K. O'Brien, K. O'Brien, Z. Sura, T. Chen, and T. Zhang. Supporting OpenMP on Cell. International Journal of Parallel Programming, 36(3):289--311, 2008.

Digital Library

[34]

OCP International Partnership (OCP-IP). Open Core Protocol Standard, 2003. http://www.ocpip.org/home.

[35]

U. Y. Ogras, J. Hu, and R. Marculescu. Key research Problems in NoC Design: A Holistic Perspective. In CODES+ISSS '05: Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, pages 69--74, 2005.

Digital Library

[36]

A. Pullini, F. Angiolini, S. Murali, D. Atienza, G. De Micheli, and L. Benini. Bringing NoCs to 65 nm. IEEE Micro, 27(5):75--85, Sept. 2007.

Digital Library

[37]

E. Rijpkema, K. G. W. Goossens, A. Radulescu, J. Dielissen, J. van Meerbergen, P. Wielage, and E. Waterlander. Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip. In Proc. Design, Automation and Test in Europe Conference and Exhibition, pages 350--355, 2003.

Digital Library

[38]

M. Sgroi, M. Sheets, A. Mihal, K. Keutzer, S. Malik, J. Rabaey, and A. Sangiovanni-Vincentelli. Addressing the System-on-a-Chip Interconnect Woes Through Communication-Based Design. In Proc. Design Automation Conference, pages 667--672, 2001.

Digital Library

[39]

S. Stergiou, F. Angiolini, S. Carta, L. Raffo, D. Bertozzi, and G. De Micheli. xpipes Lite: A Synthesis Oriented Design Library for Networks on Chips. In Proc. Design, Automation and Test in Europe, pages 1188--1193, 2005.

Digital Library

Cited By

Ruaro MCarara EMoraes F(2015)Runtime Adaptive Circuit Switching and Flow Priority in NoC-Based MPSoCsIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2014.233113523:6(1077-1088)Online publication date: Jun-2015
https://doi.org/10.1109/TVLSI.2014.2331135
Saadaoui ANasri S(2014)QOS modeling aware load balancing in multi-application environment in network on chip2014 Information and Communication Technologies Innovation and Application (ICTIA)10.1109/ICTIA.2014.7883612(1-16)Online publication date: Mar-2014
https://doi.org/10.1109/ICTIA.2014.7883612
Joven JBagdia AAngiolini FStrid PCastells-Rufas DFernandez-Alonso ECarrabina JDe Micheli G(2013)QoS-Driven Reconfigurable Parallel Computing for NoC-Based Clustered MPSoCsIEEE Transactions on Industrial Informatics10.1109/TII.2012.22220359:3(1613-1624)Online publication date: Aug-2013
https://doi.org/10.1109/TII.2012.2222035
Show More Cited By

Index Terms

Exploring programming model-driven QoS support for NoC-based platforms
1. Networks
  1. Network types
    1. Packet-switching networks
2. Software and its engineering
  1. Software notations and tools
    1. General programming languages

Recommendations

A Scalable NoC Router Design Providing QoS Support Using Weighted Round Robin Scheduling
ISPA '12: Proceedings of the 2012 IEEE 10th International Symposium on Parallel and Distributed Processing with Applications

Networks on Chip are the most promising approach to cope with communication requirements in future many core SoCs. Depending on the executed applications, communication requirements may vary at run-time. Dynamic reservation of communication resources in ...
Algorithms for power-efficient QoS in application specific NoCs
ISLPED '14: Proceedings of the 2014 international symposium on Low power electronics and design

Quality-of-Service (QoS) is a fundamental part of Networks-on-Chip (NoC) design. In application specific NoCs, guaranteed QoS is often obtained by static bandwidth reservation at design-time. The bandwidth allocation inevitably affects power-efficiency, ...
An analytical model of broadcast in QoS-aware wormhole-routed NoCs

Networks-on-Chip (NoC) emerged to address the technological and design issues related to development of large systems-on-chip (SoCs). Due to diversity of the application's performance requirements, most NoC architectures offer supports for quality of ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

CODES/ISSS '10: Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis

October 2010

348 pages

ISBN:9781605589053

DOI:10.1145/1878961

Program Chairs:
Tony Givargis
University of California, Irvine, CA
,
Adam Donlin
Xilinx, USA

Copyright © 2010 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

In-Cooperation

CEDA
IEEE CAS
IEEE CS

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 24 October 2010

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

ESWeek '10

Sponsor:

ESWeek '10: Sixth Embedded Systems Week

October 24 - 29, 2010

Arizona, Scottsdale, USA

Acceptance Rates

Overall Acceptance Rate 280 of 864 submissions, 32%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

6
Total Citations
View Citations
155
Total Downloads

Downloads (Last 12 months)4
Downloads (Last 6 weeks)3

Reflects downloads up to 13 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

Ruaro MCarara EMoraes F(2015)Runtime Adaptive Circuit Switching and Flow Priority in NoC-Based MPSoCsIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2014.233113523:6(1077-1088)Online publication date: Jun-2015
https://doi.org/10.1109/TVLSI.2014.2331135
Saadaoui ANasri S(2014)QOS modeling aware load balancing in multi-application environment in network on chip2014 Information and Communication Technologies Innovation and Application (ICTIA)10.1109/ICTIA.2014.7883612(1-16)Online publication date: Mar-2014
https://doi.org/10.1109/ICTIA.2014.7883612
Joven JBagdia AAngiolini FStrid PCastells-Rufas DFernandez-Alonso ECarrabina JDe Micheli G(2013)QoS-Driven Reconfigurable Parallel Computing for NoC-Based Clustered MPSoCsIEEE Transactions on Industrial Informatics10.1109/TII.2012.22220359:3(1613-1624)Online publication date: Aug-2013
https://doi.org/10.1109/TII.2012.2222035
Joven JMarongiu AAngiolini FBenini LDe Micheli G(2013)An integrated, programming model-driven framework for NoC-QoS support in cluster-based embedded many-coresParallel Computing10.1016/j.parco.2013.06.00239:10(549-566)Online publication date: 1-Oct-2013
https://dl.acm.org/doi/10.1016/j.parco.2013.06.002
Fabre CBacivarov IBasu ARuggiero MAtienza DFlamand ÉKrimm JMottin JSchor LKumar PYang HChokshi DThiele LBensalem SBozga MBenini LSabry MLeblebici YDe Micheli GMelpignano D(2013)PRO3D, Programming for Future 3D Manycore Architectures: Project’s Interim StatusFormal Methods for Components and Objects10.1007/978-3-642-35887-6_15(277-293)Online publication date: 2013
https://doi.org/10.1007/978-3-642-35887-6_15
Moraes FCarara ERuaro MMadalozzo G(2012)Evaluation of adaptive management techniques in NoC-Based MPSoCs2012 19th IEEE International Conference on Electronics, Circuits, and Systems (ICECS 2012)10.1109/ICECS.2012.6463688(548-551)Online publication date: Dec-2012
https://doi.org/10.1109/ICECS.2012.6463688

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents