Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
Scribd Logo
Upload

Welcome to Scribd!

  • 532 views

    DPU4F New

    Uploaded by

    Deepak Gupta
    The document describes the features and specifications of the DPU4F distributed processing unit. The DPU4F is the hardware processing engine that operates in conjunction with I/O modules to control up to 60 modules over a 30 foot bus. It provides connectivity to the MaxNet network through dual Ethernet ports and can optionally contain an IRIG-B or RS232 interface. When used in redundant pairs, one DPU is designated primary and the other secondary, with automatic or manual failover between the two units.

    Copyright:

    © All Rights Reserved
    Download as PPT, PDF, TXT or read online from Scribd

    DPU4F New

    Uploaded by

    Deepak Gupta
    532 views21 pages
    The document describes the features and specifications of the DPU4F distributed processing unit. The DPU4F is the hardware processing engine that operates in conjunction with I/O modules to control up to 60 modules over a 30 foot bus. It provides connectivity to the MaxNet network through dual Ethernet ports and can optionally contain an IRIG-B or RS232 interface. When used in redundant pairs, one DPU is designated primary and the other secondary, with automatic or manual failover between the two units.

    Original Description:

    max dna

    Original Title

    DPU4F_new

    Copyright

    © © All Rights Reserved

    Available Formats

    PPT, PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    The document describes the features and specifications of the DPU4F distributed processing unit. The DPU4F is the hardware processing engine that operates in conjunction with I/O modules to control up to 60 modules over a 30 foot bus. It provides connectivity to the MaxNet network through dual Ethernet ports and can optionally contain an IRIG-B or RS232 interface. When used in redundant pairs, one DPU is designated primary and the other secondary, with automatic or manual failover between the two units.

    Copyright:

    © All Rights Reserved
    Download as PPT, PDF, TXT or read online from Scribd
    Download as ppt, pdf, or txt
    532 views21 pages

    DPU4F New

    Uploaded by

    Deepak Gupta
    The document describes the features and specifications of the DPU4F distributed processing unit. The DPU4F is the hardware processing engine that operates in conjunction with I/O modules to control up to 60 modules over a 30 foot bus. It provides connectivity to the MaxNet network through dual Ethernet ports and can optionally contain an IRIG-B or RS232 interface. When used in redundant pairs, one DPU is designated primary and the other secondary, with automatic or manual failover between the two units.

    Copyright:

    © All Rights Reserved
    Download as PPT, PDF, TXT or read online from Scribd
    Download as ppt, pdf, or txt
    of 21

    DISTRIBUTED PROCESSING UNIT, DPU4F FEATURES DPU IS THE HARDWARE PROCESSNG ENGINE OF THE maxDNA DCS.

    S. MOUNTED IN A SINGLE SLOT OF THE 8 PAC RACK.


    MUST BE MOUNTED IN THE LEFT MOST POSITION OF THE maxPAC RACK TO ALLOW FOR BEST AIRFLOW. WHEN USING A SECOND DPU , IT MUST BE MOUNTED VERTICALLY BENEATH THE PRIMARY TO ALLOW FOR CONNECTION OF THE BACKUP CABLE

    OPERATES IN CONJUNCTION WITH THE I/O MODULES.


    - EACH DPU/DPU PAIR CAN CONTROL UPTO MAXIMUM OF 60 I/O MODULES & ALLOWS A I/O BUS LENGTH OF 30 FEET. - BUS LENGTH CAN BE EXTENDED TO 2000m WITH BEM MODULES &ADDITIONAL MODULES CAN BE SUPPORTED.

    PROVIDES CONNECTIVITY TO MAXNET THRODUAL ETHERNET PORTS & RESIDES AS A STATION ON THE MAXNET ALONG WITH THE I/O MODULES.
    ON THE MAXNET EACH DPU/DPU PAIR IS IDENTIFIED WITH A UNIQUE ETHERNET IP ADDRESS.

    DISTRIBUTED PROCESSING UNIT , DPU4F FEATURES


    OPTIONALLY CONTAINS AN IRIG-B INTERFACE.
    - DPU CAN SYNCHRONIZE TO SATELLITE TIME THROUGH IRIG-B INTERFACE. INTERFACE IS AVAILABLE ON THE FRONT PANEL THRO A BNC CONNECTOR. TIMING CAN BE TRANSMITTED TO ALL STATIONS ON THE maxNET.

    OPTIONALLY CONTAINS A RS232 PORT ON THE FRONT PANEL FOR INTERFACING TO EXTERNAL PLCS.

    DISTRIBUTED PROCESSING UNIT FUNCTIONS. EXECUTION OF CONTROL ALGORITHMS (CONFIGURATION/DATABASE) FOR PROCESS CONTROL & DATA ACQUISITION.
    - UPTO 8500 FUNCTION BLOCKS CAN BE EXECUTED IN THREE DIFFERENT TIME CLASSES. (10ms to 1/2s)

    CONTINUOUS SCANNING OF I/O MODULES. LOGGING OF SOE AT 1 ms RESOLUTION. ACQUISITION OF TREND INFORMATION. CALCULATIONS & ALARMING. SCANS AND PROCESSES INFORMATION FOR USE BY OTHER DEVICES IN THE maxDNA SYSTEM.

    DPU4F CONNECTIVITY OVER maxNET

    Switch A Switch B

    D P U D P U I O

    I O I O I O

    I O I O I O

    I O I O I O

    I / O S I G N A L S

    DPU 4F -- SPECIFICATIONS

    COMPACT FLASH
    ON BOARD

    REGULATORS

    NET A CONTR

    ETHERNET
    CONTROLLER

    BIOS FLASH

    5V/3.3V/2.1V

    24V IN

    IDE BUS NET B CONTR


    ETHERNET
    CONTROLLER

    I/O BACKPLANE

    PCI BUS PCI INTERFACE CHIP

    SHARED MEM FPGA

    SHARED RAM

    BACK UP CONTR

    ETHERNET CONTROLL ER

    CONTROL WIN CE.NET RTOS PROCESSOR

    IOM PROCESSOR

    (CP)
    IRIG/ RS232 FRONT END (OPTIONAL)
    MEMORY BUS

    (IOM)
    IOM FPGA SDRAM

    I/O BUS

    DPU 4F BLOCK DIAGRAM

    DPU4F- HARDWARE FEATURES


    CONTROL PROCESSOR (CP) AMD GEODE -300MHZ ALL CONTROL ACTIONS ARE ACHIEVED BY EXECUTIING PROGRAMS FROM THE 128MB SDRAM . IOM PROCESSOR (IOM) MOTOROLA 68332 MICROCONTROLLER. RESPONSIBLE FOR SCANNING ALL THE I/O MODULES CONNECTED TO THE DPU. THIS FUNCTION IS ACHIEVED BY MEANS OF THE IOM FPGA. SHARED MEMORY FACILITATES SHARING OF DATA BETWEEN THE CP & IOM. THIS DATA SHARING IS CONTROLLED BY THE SHARED MEMORY FPGA. COMPACT FLASH (64MB/128MB ). THIS CARRIES: DPU SOFTWARE FILES. DPU INITIALISATION INFORMATION. CONTROL ALGORITHM WHICH IS DOWNLOADED BY USER USING DPUTOOLS UTILITY. NETWORK CONTROLLER ICs.

    DPU4F- COMPACT FLASH MEMORY


    DPU SOFTWARE FILES IN THE COMPACT FLASH : WIN CE .NET OS & BIOS. IOM FIRMWARE . FIRMWARE FOR SHARED MEMORY FPGA FIRMWARE FOR IOM FPGA IOM DIAGNOSTIC CODE . THE DPU INITIALIZATION FILE. DPU INITIALIZATION FILE IN THE COMPACT FLASH CONTAINS: DPU NAME IP ADDRESS OTHER CONFIGURATION INFORMATION. COMPACT FLASH IS NON-VOLATILE & CAN BE MOVED FROM ONE DPU TO ANOTHER. ABOVE FILES CAN BE DOWNLOADED TO THE DPU USING THE DPU4F SETUP UTILITY . (FOR THIS DPU NEEDS TO BE POWERED UP IN MODES C OR E)

    DPU4F MAIN FUNCTIONS FUNTIONAL BLOCK DIAGRAM LEVEL


    EXECUTION OF CONTROL FUNCTION/ALGORITHM (THE CONTROL ALGORITHM IS COMMONLY REFERRED TO AS DATABASE OR CONFIGURATION) SCANNING OF ALL I/O MODULES FOR FIELD DATA. INTERFACE TO THE maxSTATION THRO ETHERNET PORTS AND BACKUP DPU FUNCTIONS.

    DPU4F FRONT PANEL FEATURES

    DPU4F FRONT PANEL FEATURES -- MODE SWITCH


    16 POSITION ROTARY SWITCH DETERMINES THE OPERATIONAL STATE OF THE DPU.

    POSITI ON 0 1

    OPERATIONAL STATE
    ON LINE OPERATION / BUT LOCKED. OFF-LINE OPERATION . O/Ps ARE FROZEN AND WILL NOT CHANGE. THE STATE LED WILL BE RED. RESERVED / DIAGNOSTICS -- NOT FOR CUSTOMER USE. IF THIS MODE IS SET DURING RE-BOOT OF DPU,THE DPU WILL CLEAR THE DATABASE FROM COMPACT FLASH & GO ONLINE AS IN MODE F NETWORK FLASH MODE. USED FOR CONFIGURING THE DPU FOR THE FIRST TIME/CHANGE OF ADDRESS.DPU SOFTWARE CAN ALSO BE DOWNLOADED. FACTORY DEBUG MODE NETWORK FLASH MODE.USED FOR DOWNLOADING THE DPU SOFTWARE . NORMAL OPERATING MODE. WILL USE THE DATABASE STORED IN FLASH IF AVAILABLE.

    2-A

    D E

    DPU4F FRONT PANEL FEATURES -- NETWORK I/F PORTS.


    DUAL ETHERNET 10/100 BASE T PORTS PROVIDES CONNECTIVITY TO THE MAXNET. (NET A & NET B)

    DPU4F FRONT PANEL FEATURES -- NETWORK STATUS LEDs.

    REPORT THE STATUS OF THE maxNET A & B PORTS.

    SOLID GREEN

    NETWORK IS OPERATIONAL DPU HAS DETECTED A STATION WHICH DOES NOT HEAR FROM IT NETWORK FAILURE. DPU DOES NOT HEAR FROM ANY STATION.

    SOLID YELLOW

    BLINKING YELLOW

    DPU4F FRONT PANEL FEATURES -- BACKUP PORT & BACKUP LED.

    BACKUP PORT A 100 MBPS ETHERNET INTERFACE USED TO PASS DATABASE INFORMATION TO A HOT STAND BY DPU.

    BACKUP LED. INDICATES THE REDUNDANCY STATUS OF THE DPUs CONFIGURED AS A BACKUP PAIR.
    SOLID GREEN BACKUP NETWORK IS OPERATIONAL SOME BACKUP NETWORK ERRORS

    SOLID YELLOW

    SOLID RED

    COMMUNICATION IS NOT ESTABLISHED WITH BACKUP DPU

    DPU4F FRONT PANEL FEATURES -- IOM STATUS LED.

    INDICATES OPERATION STATE OF THE IOM PROCESSOR.


    OPERATIONAL IOM SOLID GREEN NA SOLID YELLOW IOM STOPPED OR TIMED OUT. RESET REQUIRED.

    SOLID RED

    DPU4F FRONT PANEL FEATURES -- I/O STATUS LED.

    INDICATES THE STATUS OF THE I/O BUS TRANSACTIONS.

    ALL CONFIGURED I/O CARDS ARE WORKING CORRECTLY SOLID GREEN SOME CONFIGURED CARDS ARE WORKING CORRECTLY. SOME ARE NOT.

    SOLID YELLOW

    SOLID RED

    NO CONFIGURED CARDS ARE WORKING CORRECTLY.

    DPU4F FRONT PANEL FEATURES -- CP STATUS LED.

    REPORTS THE HEALTH OF THE CONTROL PROCESSOR.

    HEALTHY HEARTBEAT

    BLINK YELLOW GREEN


    SOLID GREEN CP FAILURE SOLID GREEN SOLID YELLOW < 20 SEC LOADING OR SAVING DATABASE; >20 SEC ---CP FAILURE

    SOLID YELLOW

    DPU4F FRONT PANEL FEATURES -- STATE LED.


    REPORTS THE CURRENT CONTROL STATE OF THE DPU.
    STATE LED DPU STATE ACTIVE DPU INACTIVE DPU

    STANDALONE DPUs
    BACKUP WARMING UP

    SOLID GREEN

    SOLID YELLOW

    BLINKS GREEN & RED

    BLINKS YELLOW & RED

    BACKUP DPUs WITH BACKUP AS HOT STANDBY


    BACKUP DPUs WITH FAILED STANDBY

    BLINKS GREEN & YELLOW

    BLINKS YELLOW & BLANK

    BLINKS GREEN & BLANK

    INDETERMINATE

    OFFLINE
    RED RED

    BOOTING OFF THEN BLINKING RED

    OFF THEN BLINKING RED

    DPU4F FRONT PANEL FEATURES RESET & TAKEOVER BUTTONS.

    SERIAL PORT

    RESET BUTTON PRESSING THIS BUTTON WILL CAUSE THE DPU TO STOP CONTROLLING & GO THRO A RESET CYCLE. TAKEOVER BUTTON PRESSING THIS BUTTON WILL CAUSE A PREVIOUSLY INACTIVE DPU TO GO ACTIVE. SERIAL PORT(OPTIONAL) OPTIONAL RS232 SERIAL PORT WITH RJ45 CONNECTOR FOR INTERFACING TO EXTERNAL PLC TYPE DEVICES. IRIG-B PORT(OPTIONAL) BNC CONNECTOR WHICH SUPPORTS AN INTERFACE TO A GPS RECIEVER.THIS OPTION ALLOWS TIME SYNCHRONISATION TO GLOBAL TIME.

    IRIG PORT

    REDUNDANT DPU OPERATION


    ONE DPU IS DESIGNATED AS THE PRIMARY AND THE OTHER DPU , THE SECONDARY.
    THE PRIMARY IS ALWAYS AN EVEN ADDRESS WHILE THE SECONDARY IS AN ODD ADDRESS THE IP ADDRESS OF THE SECONDARY DPU IS ONE NUMBER GREATER THAN THE ADDRESS OF THE PRIMARY DPU.

    INFORMATION BETWEEN THE BACKUP PAIR IS EXCHANGED BY MEANS OF A 100MBPS ETHERNET INTERFACE.
    A CAT5e ETHERNET CABLE IS USED TO CONNECT THE TWO DPUS TOGETHER.

    PROCESS CONTROL CAN BE TRANSFERRED AUTOMATICALLY(FAILOVER) OR MANUALLY BETWEEN PRIMARY & SECONDARY. AUTOMATIC FAILOVER CAN OCCUR FROM EITHER THE PRIMARY DPU TO THE SECONDARY DPU OR VICEVERSA & THIS OCCURS BASED ON THE HEALTH OF BOTH DPUS. MANUAL TAKEOVER CAN BE ACHIEVED BY PRESSING THE TAKEOVER BUTTON ON THE FRONT PANEL OF THE MODULE.

    THANK YOU

    You might also like