® OPA

134 OPA
213
4
OPA
413
OPA134
OPA2134
4

OPA4134
OPA
134 OPA OPA
2134 413
4

High Performance TM

AUDIO OPERATIONAL AMPLIFIERS

FEATURES DESCRIPTION
● SUPERIOR SOUND QUALITY The OPA134 series are ultra-low distortion, low noise
operational amplifiers fully specified for audio appli-
● ULTRA LOW DISTORTION: 0.00008%
cations. A true FET input stage was incorporated to
● LOW NOISE: 8nV/√Hz provide superior sound quality and speed for excep-
● TRUE FET-INPUT: IB = 5pA tional audio performance. This in combination with
high output drive capability and excellent dc perfor-
● HIGH SPEED: mance allows use in a wide variety of demanding
SLEW RATE: 20V/µs applications. In addition, the OPA134’s wide output
swing, to within 1V of the rails, allows increased
BANDWIDTH: 8MHz
headroom making it ideal for use in any audio circuit.
● HIGH OPEN-LOOP GAIN: 120dB (600Ω) OPA134 op amps are easy to use and free from phase
● WIDE SUPPLY RANGE: ±2.5V to ±18V inversion and overload problems often found in com-
mon FET-input op amps. They can be operated from
● SINGLE, DUAL, AND QUAD VERSIONS
±2.5V to ±18V power supplies. Input cascode cir-
cuitry provides excellent common-mode rejection and
maintains low input bias current over its wide input
APPLICATIONS voltage range, minimizing distortion. OPA134 series
op amps are unity-gain stable and provide excellent
● PROFESSIONAL AUDIO AND MUSIC
dynamic behavior over a wide range of load condi-
● LINE DRIVERS tions, including high load capacitance. The dual and
● LINE RECEIVERS quad versions feature completely independent cir-
cuitry for lowest crosstalk and freedom from interac-
● MULTIMEDIA AUDIO tion, even when overdriven or overloaded.
● ACTIVE FILTERS Single and dual versions are available in 8-pin DIP
● PREAMPLIFIERS and SO-8 surface-mount packages in standard con-
figurations. The quad is available in 14-pin DIP and
● INTEGRATORS SO-14 surface mount packages. All are specified for
● CROSSOVER NETWORKS –40°C to +85°C operation. A SPICE macromodel is
available for design analysis.
OPA4134
OPA134

Out A 1 14 Out D
Offset Trim 1 8 Offset Trim
–In A 2 13 –In D
–In 2 7 V+ A D
OPA2134 +In A 3 12 +In D
+In 3 6 Output
V+ 4 11 V–
V– 4 5 NC Out A 1 8 V+
A +In B 5 10 +In C
–In A 2 7 Out B
8-Pin DIP, SO-8 B C
B –In B 6 9 –In C
+In A 3 6 –In B
Out B 7 8 Out C
V– 4 5 +In B

14-Pin DIP
8-Pin DIP, SO-8 SO-14

International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 • Tel: (520) 746-1111 • Twx: 910-952-1111
Internet: http://www.burr-brown.com/ • FAXLine: (800) 548-6133 (US/Canada Only) • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

© 1996 Burr-Brown Corporation PDS-1339C Printed in U.S.A. December, 1997

SBOS058
SPECIFICATIONS
At TA = +25°C, VS = ±15V, unless otherwise noted.

OPA134PA, UA
OPA2134PA, UA
OPA4134PA, UA

PARAMETER CONDITION MIN TYP MAX UNITS

AUDIO PERFORMANCE
Total Harmonic Distortion + Noise G = 1, f = 1kHz, VO = 3Vrms
RL = 2kΩ 0.00008 %
RL = 600Ω 0.00015 %
Intermodulation Distortion G = 1, f = 1kHz, VO = 1Vp-p –98 dB
Headroom(1) THD < 0.01%, RL = 2kΩ, VS = ±18V 23.6 dBu
FREQUENCY RESPONSE
Gain-Bandwidth Product 8 MHz
Slew Rate(2) ±15 ±20 V/µs
Full Power Bandwidth 1.3 MHz
Settling Time 0.1% G = 1, 10V Step, CL = 100pF 0.7 µs
0.01% G = 1, 10V Step, CL = 100pF 1 µs
Overload Recovery Time (VIN) • (Gain) = VS 0.5 µs
NOISE
Input Voltage Noise
Noise Voltage, f = 20Hz to 20kHz 1.2 µVrms
Noise Density, f = 1kHz 8 nV/√Hz
Current Noise Density, f = 1kHz 3 fA/√Hz
OFFSET VOLTAGE
Input Offset Voltage ±0.5 ±2 mV
TA = –40°C to +85°C ±1 ±3(3) mV
vs Temperature TA = –40°C to +85°C ±2 µV/°C
vs Power Supply (PSRR) VS = ±2.5V to ±18V 90 106 dB
Channel Separation (Dual, Quad) dc, RL = 2kΩ 135 dB
f = 20kHz, RL = 2kΩ 130 dB
INPUT BIAS CURRENT
Input Bias Current(4) VCM =0V +5 ±100 pA
vs Temperature(3) See Typical Curve ±5 nA
Input Offset Current(4) VCM =0V ±2 ±50 pA
INPUT VOLTAGE RANGE
Common-Mode Voltage Range (V–)+2.5 ±13 (V+)–2.5 V
Common-Mode Rejection VCM = –12.5V to +12.5V 86 100 dB
TA = –40°C to +85°C 90 dB
INPUT IMPEDANCE
Differential 1013 || 2 Ω || pF
Common-Mode VCM = –12.5V to +12.5V 1013 || 5 Ω || pF
OPEN-LOOP GAIN
Open-Loop Voltage Gain RL = 10kΩ, VO = –14.5V to +13.8V 104 120 dB
RL = 2kΩ, VO = –13.8V to +13.5V 104 120 dB
RL = 600Ω, VO = –12.8V to +12.5V 104 120 dB
OUTPUT
Voltage Output RL = 10kΩ (V–)+0.5 (V+)–1.2 V
RL = 2kΩ (V–)+1.2 (V+)–1.5 V
RL = 600Ω (V–)+2.2 (V+)–2.5 V
Output Current ±35 mA
Output Impedance, Closed-Loop(5) f = 10kHz 0.01 Ω
Open-Loop f = 10kHz 10 Ω
Short-Circuit Current ±40 mA
Capacitive Load Drive (Stable Operation) See Typical Curve
POWER SUPPLY
Specified Operating Voltage ±15 V
Operating Voltage Range ±2.5 ±18 V
Quiescent Current (per amplifier) IO = 0 4 5 mA
TEMPERATURE RANGE
Specified Range –40 +85 °C
Operating Range –55 +125 °C
Storage –55 +125 °C
Thermal Resistance, θJA
8-Pin DIP 100 °C/W
SO-8 Surface-Mount 150 °C/W
14-Pin DIP 80 °C/W
SO-14 Surface-Mount 110 °C/W

NOTES: (1) dBu = 20*log (Vrms/0.7746) where Vrms is the maximum output voltage for which THD+Noise is less than 0.01%. See THD+Noise text. (2) Guaranteed
by design. (3) Guaranteed by wafer-level test to 95% confidence level. (4) High-speed test at TJ = 25°C. (5) See “Closed-Loop Output Impedance vs Frequency”
typical curve.
®

OPA134/2134/4134 2
 ABSOLUTE MAXIMUM RATINGS(1) ELECTROSTATIC
Supply Voltage, V+ to V– .................................................................... 36V
Input Voltage .................................................... (V–) –0.7V to (V+) +0.7V DISCHARGE SENSITIVITY
Output Short-Circuit(2) .............................................................. Continuous
Operating Temperature ................................................. –40°C to +125°C This integrated circuit can be damaged by ESD. Burr-Brown
Storage Temperature ..................................................... –55°C to +125°C recommends that all integrated circuits be handled with
Junction Temperature ...................................................................... 150°C
Lead Temperature (soldering, 10s) ................................................. 300°C
appropriate precautions. Failure to observe proper handling
and installation procedures can cause damage.
NOTES: (1) Stresses above these ratings may cause permanent damage.
(2) Short-circuit to ground, one amplifier per package. ESD damage can range from subtle performance degrada-
tion to complete device failure. Precision integrated circuits
PACKAGE/ORDERING INFORMATION may be more susceptible to damage because very small
parametric changes could cause the device not to meet its
PACKAGE
DRAWING TEMPERATURE
published specifications.
PRODUCT PACKAGE NUMBER(1) RANGE

Single
OPA134PA 8-Pin Plastic DIP 006 –40°C to +85°C
OPA134UA SO-8 Surface-Mount 182 –40°C to +85°C
Dual
OPA2134PA 8-Pin Plastic DIP 006 –40°C to +85°C
OPA2134UA SO-8 Surface-Mount 182 –40°C to +85°C
Quad
OPA4134PA 14-Pin Plastic DIP 010 –40°C to +85°C
OPA4134UA SO-14 Surface-Mount 235 –40°C to +85°C
NOTE: (1) For detailed drawing and dimension table, please see end of data
sheet, or Appendix C of Burr-Brown IC Data Book.

TYPICAL PERFORMANCE CURVES

At TA = +25°C, VS = ±15V, R L = 2kΩ, unless otherwise noted.

TOTAL HARMONIC DISTORTION + NOISE SMPTE INTERMODULATION DISTORTION

vs FREQUENCY vs OUTPUT AMPLITUDE
0.1 5
RL G = +1
f = 1kHz
2kΩ 1 RL = 2kΩ
600Ω
0.01
THD+Noise (%)

0.1
IMD (%)

0.001 OPA134
G = +10 OP176
0.010
OPA134
0.0001
G = +1 Baseline
VO = 3Vrms 0.001
0.00001 0.0005
10 100 1k 10k 100k 30m 0.1 1 10 30

Frequency (Hz) Output Amplitude (Vpp)

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes
no responsibility for the use of this information, and all use of such information shall be entirely at the user’s own risk. Prices and specifications are subject to change
without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant
any BURR-BROWN product for use in life support devices and/or systems.

3 OPA134/2134/4134
 TYPICAL PERFORMANCE CURVES (CONT)
At TA = +25°C, VS = ±15V, R L = 2kΩ, unless otherwise noted.

TOTAL HARMONIC DISTORTION + NOISE HEADROOM – TOTAL HARMONIC DISTORTION

vs FREQUENCY + NOISE vs OUTPUT AMPLITUDE
0.01 1
VO = 10Vrms VS = ±18V THD < 0.01%
RL = 2kΩ RL = 2kΩ OPA134 – 11.7Vrms
f = 1kHz OP176 – 11.1Vrms
0.1
THD+Noise (%)

0.001

THD+Noise (%)
VS = ±16
0.010
OPA134
0.0001 OPA134
OP176

VS = ±17 VS = ±18 0.001

Baseline
0.00001 0.0005
20 100 1k 10k 20k 0.1 1 10 20
Frequency (Hz) Output Amplitude (Vrms)

HARMONIC DISTORTION + NOISE vs FREQUENCY

VOLTAGE NOISE vs SOURCE RESISTANCE
0.01
1k
2nd Harmonic
Amplitude (% of Fundamentals)

3rd Harmonic OP176+

0.001 Resistor
Voltage Noise (nV/√Hz)

100
00Ω
=6
RL
0.0001
10
OPA134+
kΩ
=2 Resistor
RL
0.00001
1

VO = 1Vrms Resistor Noise

Only Vn (total) = √(inRS)2 + en2 + 4kTRS
0.000001
20 100 1k 10k 20k 0.1
10 100 1k 10k 100k 1M 10M
Frequency (Hz)
Source Resistance (Ω)

INPUT VOLTAGE AND CURRENT NOISE INPUT-REFERRED NOISE VOLTAGE

SPECTRAL DENSITY vs FREQUENCY vs NOISE BANDWIDTH
1k 100
RS = 20Ω
Voltage Noise (nV/√Hz)
Current Noise (fA/√Hz)

Noise Voltage (µV)

100 10
Peak-to-Peak
Voltage Noise

10 1
RMS

Current Noise
1 0.1
1 10 100 1k 10k 100k 1M 1 10 100 1k 10k 100k
Frequency (Hz) Noise Bandwidth (Hz)

OPA134/2134/4134 4
 TYPICAL PERFORMANCE CURVES (CONT)
At TA = +25°C, VS = ±15V, RL = 2kΩ, unless otherwise noted.

OPEN-LOOP GAIN/PHASE vs FREQUENCY CLOSED-LOOP GAIN vs FREQUENCY

160 0 50
140
40
120 –45 G = +100

Closed-Loop Gain (dB)

30
Voltage Gain (dB)

100 φ

Phase Shift (°)

80 –90 20
G = +10
60 10
40 –135
0
20 G G = +1

0 –180 –10

–20 –20
0.1 1 10 100 1k 10k 100k 1M 10M 1k 10k 100k 1M 10M
Frequency (Hz) Frequency (Hz)

POWER SUPPLY AND COMMON-MODE REJECTION

vs FREQUENCY CHANNEL SEPARATION vs FREQUENCY
120 160
RL = ∞
100 –PSR
Channel Separation (dB)

140
PSR, CMR (dB)

80

60 120
Dual and quad devices. RL = 2kΩ
G = 1, all channels.
40 +PSR Quad measured channel
100 A to D or B to C—other
20 CMR combinations yield improved
rejection.
0 80
10 100 1k 10k 100k 1M 100 1k 10k 100k
Frequency (Hz) Frequency (Hz)

MAXIMUM OUTPUT VOLTAGE

vs FREQUENCY CLOSED-LOOP OUTPUT IMPEDANCE vs FREQUENCY
30
10
Maximum output voltage Note: Open-Loop
Closed-Loop Output Impedance (Ω)

VS = ±15V without slew-rate Output Impedance

induced distortion 1 at f = 10kHz is 10Ω
Output Voltage (Vp-p)

20
0.1

G = +100
0.01
10
VS = ±5V G = +10
0.001
G = +2
VS = ±2.5V G = +1
0 0.0001
10k 100k 1M 10M 10 100 1k 10k 100k
Frequency (Hz) Frequency (Hz)

5 OPA134/2134/4134
TYPICAL PERFORMANCE CURVES (CONT)
At TA = +25°C, VS = ±15V, R L = 2kΩ, unless otherwise noted.

INPUT BIAS CURRENT

INPUT BIAS CURRENT vs TEMPERATURE vs INPUT COMMON-MODE VOLTAGE
100k 10
High Speed Test 9 High Speed Test
Warmed Up
10k 8
Input Bias Current (pA)

Input Bias Current (pA)

7
1k
6
100 5
Dual
4
10 3
2
1 Single
1
0.1 0
–75 –50 –25 0 25 50 75 100 125 –15 –10 –5 0 5 10 15
Ambient Temperature (°C) Common-Mode Voltage (V)

OPEN-LOOP GAIN vs TEMPERATURE CMR, PSR vs TEMPERATURE

150 120

RL = 600Ω
140
RL = 2kΩ
Open-Loop Gain (dB)

110
CMR, PSR (dB)

130
PSR

120
FPO
100
RL = 10kΩ
110
CMR

100 90
–75 –50 –25 0 25 50 75 100 125 –75 –50 –25 0 25 50 75 100 125
Temperature (°C) Ambient Temperature (°C)

QUIESCENT CURRENT AND SHORT-CIRCUIT CURRENT

vs TEMPERATURE OUTPUT VOLTAGE SWING vs OUTPUT CURRENT
4.3 60 15
VIN = 15V
14
Quiescent Current Per Amp (mA)

4.2 50 13 –55°C
Output Voltage Swing (V)
Short-Circuit Current (mA)

12 25°C
25°C
11 125°C
4.1 40
±ISC 10 85°C

–10
4.0 ±IQ 30 85°C
–11 125°C
–12
3.9 20 –55°C
–13 25°C
–14
3.8 10 VIN = –15V
–15
–75 –50 –25 0 25 50 75 100 125 0 10 20 30 40 50 60
Ambient Temperature (°C) Output Current (mA)

OPA134/2134/4134 6
TYPICAL PERFORMANCE CURVES (CONT)
At TA = +25°C, VS = ±15V, RL = 2kΩ, unless otherwise noted.

OFFSET VOLTAGE DRIFT

OFFSET VOLTAGE PRODUCTION DISTRIBUTION PRODUCTION DISTRIBUTION
18 12
Typical production Typical production
16 distribution of packaged distribution of packaged
10
14 units. units.

Percent of Amplifiers (%)

Percent of Amplifiers (%)

12 8

10
6
8

6 4

4
2
2

0 0
–2000
–1800
–1600
–1400
–1200
–1000
–800
–600
–400
–200
0
200
400
600
800
1000
1200
1400
1600
1800
2000

0.5

1.5

2.5

3.5

4.5

5.5

6.5

7.5

8.5

9.5

10.5

11.5

12.5
Offset Voltage (V) Offset Voltage Drift (µV/°C)

SMALL-SIGNAL STEP RESPONSE LARGE-SIGNAL STEP RESPONSE

G =1, CL = 100pF G = 1, CL = 100pF
50mV/div

5V/div

200ns/div 1µs/div

SMALL-SIGNAL OVERSHOOT
SETTLING TIME vs CLOSED-LOOP GAIN vs LOAD CAPACITANCE
100 60

50 G = +1
Settling Time (µs)

10 0.01%
Overshoot (%)

40 G = –1

30
0.1%
1 20

10 G = ±10

0.1 0
±1 ±10 ±100 ±1000 100pF 1nF 10nF
Closed-Loop Gain (V/V) Load Capacitance

7 OPA134/2134/4134
APPLICATIONS INFORMATION V+
Trim Range: ±4mV typ
OPA134 series op amps are unity-gain stable and suitable
for a wide range of audio and general-purpose applications. 10nF
All circuitry is completely independent in the dual version, 100kΩ
assuring normal behavior when one amplifier in a package 7
is overdriven or short-circuited. Power supply pins should 2 1
8
be bypassed with 10nF ceramic capacitors or larger to OPA134
3 6
minimize power supply noise.
4 OPA134 single op amp only.
10nF Use offset adjust pins only to null
OPERATING VOLTAGE
offset voltage of op amp—see text.
OPA134 series op amps operate with power supplies from
±2.5V to ±18V with excellent performance. Although
V–
specifications are production tested with ±15V supplies,
most behavior remains unchanged throughout the full FIGURE 1. OPA134 Offset Voltage Trim Circuit.
operating voltage range. Parameters which vary signifi-
cantly with operating voltage are shown in the typical In many ways headroom is a subjective measurement. It can
performance curves. be thought of as the maximum output amplitude allowed
while still maintaining a very low level of distortion. In an
OFFSET VOLTAGE TRIM attempt to quantify headroom, we have defined “very low
Offset voltage of OPA134 series amplifiers is laser trimmed distortion” as 0.01%. Headroom is expressed as a ratio
and usually requires no user adjustment. The OPA134 which compares the maximum allowable output voltage
(single op amp version) provides offset trim connections level to a standard output level (1mW into 600Ω, or
on pins 1 and 8, identical to 5534 amplifiers. Offset 0.7746Vrms). Therefore, OPA134 series op amps, which
voltage can be adjusted by connecting a potentiometer as have a maximum allowable output voltage level of 11.7Vrms
shown in Figure 1. This adjustment should be used only to (THD+Noise < 0.01%), have a headroom specification of
null the offset of the op amp, not to adjust system offset or 23.6dBu. See the typical curve “Headroom - Total Harmonic
offset produced by the signal source. Nulling offset could Distortion + Noise vs Output Amplitude.”
change the offset voltage drift behavior of the op amp.
While it is not possible to predict the exact change in drift, DISTORTION MEASUREMENTS
the effect is usually small. The distortion produced by OPA134 series op amps is below
the measurement limit of all known commercially available
TOTAL HARMONIC DISTORTION equipment. However, a special test circuit can be used to
OPA134 series op amps have excellent distortion character- extend the measurement capabilities.
istics. THD+Noise is below 0.0004% throughout the audio Op amp distortion can be considered an internal error source
frequency range, 20Hz to 20kHz, with a 2kΩ load. In which can be referred to the input. Figure 2 shows a
addition, distortion remains relatively flat through its circuit which causes the op amp distortion to be 101 times
wide output voltage swing range, providing increased head- greater than normally produced by the op amp. The addition
room compared to other audio amplifiers, including the of R3 to the otherwise standard non-inverting amplifier
OP176/275.

R1 R2

SIG. DIST.
GAIN GAIN R1 R2 R3
1 101 ∞ 1kΩ 10Ω
11 101 100Ω 1kΩ 11Ω
R3 OPA134 VO = 3Vrms
R2 101 101 10Ω 1kΩ ∞
Signal Gain = 1+
R1

R2
Distortion Gain = 1+
R1 II R3
Generator Analyzer
Output Input

Audio Precision IBM PC

RL
System One or
1kΩ
Analyzer(1) Compatible

NOTE: (1) Measurement BW = 80kHz

FIGURE 2. Distortion Test Circuit.

®

OPA134/2134/4134 8
configuration alters the feedback factor or noise gain of the NOISE PERFORMANCE
circuit. The closed-loop gain is unchanged, but the feedback Circuit noise is determined by the thermal noise of external
available for error correction is reduced by a factor of 101, resistors and op amp noise. Op amp noise is described by
thus extending the resolution by 101. Note that the input two parameters—noise voltage and noise current. The total
signal and load applied to the op amp are the same as with noise is quantified by the equation:
conventional feedback without R3. The value of R3 should
be kept small to minimize its effect on the distortion mea-
Vn (total) = (i n R S )2 + e n 2 + 4 kTR s
surements.
Validity of this technique can be verified by duplicating With low source impedance, the current noise term is
measurements at high gain and/or high frequency where the insignificant and voltage noise dominates the noise perfor-
distortion is within the measurement capability of the test mance. At high source impedance, the current noise term
equipment. Measurements for this data sheet were made becomes the dominant contributor.
with an Audio Precision distortion/noise analyzer which Low noise bipolar op amps such as the OPA27 and OPA37
greatly simplifies such repetitive measurements. The mea- provide very low voltage noise at the expense of a higher
surement technique can, however, be performed with manual current noise. However, OPA134 series op amps are unique
distortion measurement instruments. in providing very low voltage noise and very low current
noise. This provides optimum noise performance over a
SOURCE IMPEDANCE AND DISTORTION wide range of sources, including reactive source imped-
For lowest distortion with a source or feedback network ances, refer to the typical curve, “Voltage Noise vs Source
which has an impedance greater than 2kΩ, the impedance Resistance.” Above 2kΩ source resistance, the op amp
seen by the positive and negative inputs in noninverting contributes little additional noise—the voltage and current
applications should be matched. The p-channel JFETs in the terms in the total noise equation become insignificant and
FET input stage exhibit a varying input capacitance with the source resistance term dominates. Below 2kΩ, op amp
applied common-mode input voltage. In inverting configu- voltage noise dominates over the resistor noise, but com-
rations the input does not vary with input voltage since the pares favorably with other audio op amps such as OP176.
inverting input is held at virtual ground. However, in
noninverting applications the inputs do vary, and the gate- PHASE REVERSAL PROTECTION
to-source voltage is not constant. The effect is increased OPA134 series op amps are free from output phase-reversal
distortion due to the varying capacitance for unmatched problems. Many audio op amps, such as OP176, exhibit
source impedances greater than 2kΩ. phase-reversal of the output when the input common-mode
To maintain low distortion, match unbalanced source im- voltage range is exceeded. This can occur in voltage-fol-
pedance with appropriate values in the feedback network as lower circuits, causing serious problems in control loop
shown in Figure 3. Of course, the unbalanced impedance applications. OPA134 series op amps are free from this
may be from gain-setting resistors in the feedback path. If undesirable behavior even with inputs of 10V beyond the
the parallel combination of R1 and R2 is greater than 2kΩ, a input common-mode range.
matching impedance on the noninverting input should be
used. As always, resistor values should be minimized to POWER DISSIPATION
reduce the effects of thermal noise. OPA134 series op amps are capable of driving 600Ω loads
with power supply voltage up to ±18V. Internal power
dissipation is increased when operating at high supply
voltages. Copper leadframe construction used in OPA134
series op amps improves heat dissipation compared to con-
R1 R2 ventional materials. Circuit board layout can also help
minimize junction temperature rise. Wide copper traces help
dissipate the heat by acting as an additional heat sink.
Temperature rise can be further minimized by soldering the
devices to the circuit board rather than using a socket.
OPA134 VOUT
VIN
OUTPUT CURRENT LIMIT
If RS > 2kΩ or R1 II R2 > 2kΩ
Output current is limited by internal circuitry to approxi-
RS = R1 II R2 mately ±40mA at 25°C. The limit current decreases with
increasing temperature as shown in the typical performance
curve “Short-Circuit Current vs Temperature.”

FIGURE 3. Impedance Matching for Maintaining Low

Distortion in Non-Inverting Circuits.

9 OPA134/2134/4134
 PACKAGE OPTION ADDENDUM

www.ti.com 11-Oct-2013

PACKAGING INFORMATION

Orderable Device Status Package Type Package Pins Package Eco Plan Lead/Ball Finish MSL Peak Temp Op Temp (°C) Device Marking Samples
(1) Drawing Qty (2) (3) (4/5)

OPA134PA ACTIVE PDIP P 8 50 Green (RoHS CU NIPDAU N / A for Pkg Type OPA134PA
& no Sb/Br)
OPA134PA3 OBSOLETE PDIP P 8 TBD Call TI Call TI
OPA134PAG4 ACTIVE PDIP P 8 50 Green (RoHS CU NIPDAU N / A for Pkg Type OPA134PA
& no Sb/Br)
OPA134UA ACTIVE SOIC D 8 75 Green (RoHS CU NIPDAU Level-3-260C-168 HR -40 to 85 OPA
& no Sb/Br) 134UA
OPA134UA/2K5 ACTIVE SOIC D 8 2500 Green (RoHS CU NIPDAU Level-3-260C-168 HR -40 to 85 OPA
& no Sb/Br) 134UA
OPA134UA/2K5E4 ACTIVE SOIC D 8 2500 Green (RoHS CU NIPDAU Level-3-260C-168 HR -40 to 85 OPA
& no Sb/Br) 134UA
OPA134UA3 OBSOLETE PDIP P 8 TBD Call TI Call TI
OPA134UAE4 ACTIVE SOIC D 8 75 Green (RoHS CU NIPDAU Level-3-260C-168 HR -40 to 85 OPA
& no Sb/Br) 134UA
OPA134UAG4 ACTIVE SOIC D 8 75 Green (RoHS CU NIPDAU Level-3-260C-168 HR -40 to 85 OPA
& no Sb/Br) 134UA
OPA2134PA ACTIVE PDIP P 8 50 Green (RoHS CU NIPDAU N / A for Pkg Type -40 to 85 OPA2134PA
& no Sb/Br)
OPA2134PAG4 ACTIVE PDIP P 8 50 Green (RoHS CU NIPDAU N / A for Pkg Type -40 to 85 OPA2134PA
& no Sb/Br)
OPA2134UA ACTIVE SOIC D 8 75 Green (RoHS CU NIPDAU Level-3-260C-168 HR -40 to 85 OPA
& no Sb/Br) 2134UA
OPA2134UA/2K5 ACTIVE SOIC D 8 2500 Green (RoHS CU NIPDAU Level-3-260C-168 HR -40 to 85 OPA
& no Sb/Br) 2134UA
OPA2134UA/2K5E4 ACTIVE SOIC D 8 2500 Green (RoHS CU NIPDAU Level-3-260C-168 HR -40 to 85 OPA
& no Sb/Br) 2134UA
OPA2134UAE4 ACTIVE SOIC D 8 75 Green (RoHS CU NIPDAU Level-3-260C-168 HR -40 to 85 OPA
& no Sb/Br) 2134UA
OPA2134UAG4 ACTIVE SOIC D 8 75 Green (RoHS CU NIPDAU Level-3-260C-168 HR -40 to 85 OPA
& no Sb/Br) 2134UA
OPA4134PA OBSOLETE PDIP N 14 TBD Call TI Call TI
OPA4134UA ACTIVE SOIC D 14 50 Green (RoHS CU NIPDAU Level-3-260C-168 HR -40 to 85 OPA4134UA
& no Sb/Br)

Addendum-Page 1
 PACKAGE OPTION ADDENDUM

www.ti.com 11-Oct-2013

Orderable Device Status Package Type Package Pins Package Eco Plan Lead/Ball Finish MSL Peak Temp Op Temp (°C) Device Marking Samples
(1) Drawing Qty (2) (3) (4/5)

OPA4134UA/2K5 ACTIVE SOIC D 14 2500 Green (RoHS CU NIPDAU Level-3-260C-168 HR -40 to 85 OPA4134UA
& no Sb/Br)
OPA4134UA/2K5E4 ACTIVE SOIC D 14 2500 Green (RoHS CU NIPDAU Level-3-260C-168 HR -40 to 85 OPA4134UA
& no Sb/Br)
OPA4134UAE4 ACTIVE SOIC D 14 50 Green (RoHS CU NIPDAU Level-3-260C-168 HR -40 to 85 OPA4134UA
& no Sb/Br)
SN412008DRE4 ACTIVE SOIC D 8 Green (RoHS CU NIPDAU Level-3-260C-168 HR -40 to 85 OPA
& no Sb/Br) 2134UA

(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)

(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

Addendum-Page 2
 PACKAGE OPTION ADDENDUM

www.ti.com 11-Oct-2013

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Addendum-Page 3
 PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2013

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device Package Package Pins SPQ Reel Reel A0 B0 K0 P1 W Pin1
Type Drawing Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
OPA134UA/2K5 SOIC D 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1
OPA2134UA/2K5 SOIC D 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1
OPA4134UA/2K5 SOIC D 14 2500 330.0 16.4 6.5 9.0 2.1 8.0 16.0 Q1

Pack Materials-Page 1
 PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2013

*All dimensions are nominal

Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
OPA134UA/2K5 SOIC D 8 2500 367.0 367.0 35.0
OPA2134UA/2K5 SOIC D 8 2500 367.0 367.0 35.0
OPA4134UA/2K5 SOIC D 14 2500 367.0 367.0 38.0

Pack Materials-Page 2
 IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest
issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and
complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale
supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of
non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.
Products Applications
Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive
Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications
Data Converters dataconverter.ti.com Computers and Peripherals www.ti.com/computers
DLP® Products www.dlp.com Consumer Electronics www.ti.com/consumer-apps
DSP dsp.ti.com Energy and Lighting www.ti.com/energy
Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial
Interface interface.ti.com Medical www.ti.com/medical
Logic logic.ti.com Security www.ti.com/security
Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense
Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video
RFID www.ti-rfid.com
OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com
Wireless Connectivity www.ti.com/wirelessconnectivity

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2013, Texas Instruments Incorporated