Comparative Study of Leakage Power in CNTFET Over MOSFET Device
Comparative Study of Leakage Power in CNTFET Over MOSFET Device
Comparative Study of Leakage Power in CNTFET Over MOSFET Device
Abstract: A comparison of the CNTFET device with the MOSFET device in the nanometer regime is reported.
The characteristics of both devices are observed as varying the oxide thickness. Thereafter, we have analyzed the
effect of the chiral vector and the temperature on the threshold voltage of the CNTFET device. After simulation
on the HSPICE tool, we observed that the high threshold voltage can be achieved at a low chiral vector pair. It is
also observed that the effect of temperature on the threshold voltage of the CNTFET is negligibly small. After that,
we have analyzed the channel length variation and their impact on the threshold voltage of the CNTFET as well as
MOSFET devices. We found an anomalous effect from our simulation result that the threshold voltage increases
with decreasing the channel length in CNTFET devices; this is contrary to the well known short channel effect.
It is observed that at below the 10 nm channel length, the threshold voltage is increased rapidly in the case of the
CNTFET device, whereas in the case of the MOSFET device, the threshold voltage decreases drastically.
Key words: MOSFET; CNTFET; temperature; oxide thickness; threshold voltage; channel length
DOI: 10.1088/1674-4926/35/11/114002 EEACC: 2520
1. Introduction proving the device performance for carbon nanotube field ef-
fect transistorsŒ3 6 . One of the basic ideas is to replace the
The MOSFET (metal oxide semiconductor field effect silicon MOSFETs with CNTFETs, which should overcome all
transistor) has become the most important device for the in- the limitations of silicon MOSFETs such as the exponential in-
tegrated circuit in semiconductor devices. The theme of semi- crease of leakage currents in scaled devicesŒ7 9 . These limits
conductor technology is scaling down the size of the transistor can be overcome to some extent and facilitate the further scal-
and increasing the integration of transistors in a single chip. ing down of device dimensions by modifying the channel ma-
The advanced semiconductor devices have been scaled down terial in the traditional MOSFET structure with a single carbon
to nanoscale size, and the device size is further shrinking as nanotube. Much progress has been made in recent years show-
predicted by Moore’s lawŒ1 . A sub-100-nm MOSFET was first ing that CNT based FETs can outperform the state of the art
developed in the 1980s. Continued success in device scaling is silicon FETs in many ways.
indispensible for the successive improvements in the technol-
ogy of semiconductor devices. The basic MOS transistor size
has shrunk from a feature size of several microns to less than
2. Device structure of MOSFET
45 nm during the last two decades. The short channel effects, The MOSFET is a voltage controlled device, which has
threshold voltage roll-off and drain induced barrier lowering four terminals. If no positive voltage is applied between the
become increasingly significant as the channel length of semi- gate and the source, the MOSFET is always non-conducting.
conductor devices is reduced. The short channel effect limits When we apply a positive voltage (in the case of an N-type
the scaling capability of MOSFETs. MOSFET) to the gate, the positive gate voltage will push away
The lateral geometric dimensions of devices and intercon- the holes inside the p-type substrate and attract the electrons in
nects are reduced, this reduction in size is referred to as scaling the n-type regions under the source and drain electrodes. This
of the geometric dimensions of the integrated circuit. As the produces a layer on the silicon surface just under the gate oxide
oxide thickness scales below 1.5 nm, leakage currents increase through which electrons can get into and move along from the
drastically, leading to high power consumption and reduced de- source to the drain. The positive gate voltage therefore creates
vice reliability. When the channel length of the MOSFET gets a channel in the top layer of the material between the oxide and
below 10 nm, silicon based technology will reach its limits. p-Si.
The semiconductor industry is looking for different ma- Increasing the value of the positive gate voltage pushes the
terials and devices to integrate with the current silicon based p-type holes further away and enlarges the thickness of the cre-
technology for a long term future. The new devices, such as ated channel. As a result, we find that the size of the channel
SOI MOSFET, FinFETs or nanowire MOSFETs obtained ad- increases with the size of the gate voltage and enhances the
ditional performance improvements that overcome the device amount of current that can go from the source to the drain. As
scaling difficultyŒ2 . shown in Fig. 1, the gate contact is separated from the channel
Among the number of investigated solutions, carbon nano by an insulating silicon dioxide (SiO2 / layer in silicon MOS-
tubes (CNTs) are a promising material. Significant advances FET. The charge carriers of the conducting channel constitute
have been achieved in understanding device physics and im- an inversion charge, that is, electrons in the case of a p-type
114002-1
J. Semicond. 2014, 35(11) Sanjeet Kumar Sinha et al.
114002-2
J. Semicond. 2014, 35(11) Sanjeet Kumar Sinha et al.
114002-3
J. Semicond. 2014, 35(11) Sanjeet Kumar Sinha et al.
114002-4
J. Semicond. 2014, 35(11) Sanjeet Kumar Sinha et al.
114002-5
J. Semicond. 2014, 35(11) Sanjeet Kumar Sinha et al.
oxide, which is not possible in the MOSFET. Thereafter, we nanotubes. Phys Rev Lett, 1998, 81(12): 2506
analyzed the effect of the chiral vector on the threshold volt- [10] Ijiima S. Helical microtubules of graphitic carbon. Nature, 1991,
age in CNTFET devices by HSPICE simulation and observed 354: 56
that at a low value of the chiral pair, the threshold voltage is [11] Raychowdhury A, Mukhopadhyay S, Roy K. A circuit-
higher, whereas at a high value of the chiral vector, the thresh- compatible model of ballistic carbon nanotube field-effect tran-
sistors. IEEE Trans Comput Aided Design Integr Circuits Syst,
old voltage reduces. After that, we have analyzed the effect
2004, 23(10): 1411
of temperature on CNTFET characteristics and observed that [12] Fregonese S, d’Honincthun H C, Goguet J, et al. Computation-
while increasing or decreasing the temperature, the effect on ally efficient physics-based compact CNTFET model for circuit
the threshold voltage is a lot less or negligibly small. Finally, design. IEEE Trans Electron Devices, 2008, 55(6): 1317
we analyzed the channel length effect on the threshold volt- [13] Deng J, Wong H S P. A compact SPICE model for carbon
age of CNTFET devices as well as in MOSFET devices and nanotube field-effect transistors including non-idealities and its
observed that below the 10 nm channel length, the threshold application—Part I: model of the intrinsic channel region. IEEE
voltage in the CNTFET is drastically increased while in the Trans Electron Devices, 2007, 54(12): 3186
MOSFET, the threshold voltage is decreased. [14] Pu S N, Yin W Y, Mao J F, et al. Crosstalk prediction of single-
and double-walled carbon-nanotube (SWCNT/DWCNT) bundle
interconnects. IEEE Trans Electron Devices, 2009, 56(4): 560
References [15] Dekker C. Carbon nanotubes as molecular quantum wires. Phys
Today, 1999, 52(5): 22
[1] Moore G. Progress in digital electronics. IEDM Tech Digest, [16] Luryi S. Quantum capacitance devices. Appl Phys Lett, 1998, 52:
1975: 11 501
[2] ITRS 2011. http://www.itrs.net/ [17] Dresselhaus M S, Dresselhaus G, Riichiro S. Carbon fibers based
[3] McEuen P L, Fuhrer M S, Park H K. Single-walled carbon nano- on C60 and their symmetry. Phys Rev B, 1992, 45(11): 6234
tube electronics. IEEE Trans Nanotechnol, 2002, 1(1): 78 [18] Wei B Q, Vajtai R, Ajayan P M. Reliability and current carrying
[4] Hoenlein W. New prospects for microelectronics: carbon nano- capacity of carbon nanotubes. Appl Phys Lett, 2001, 79(8): 1172
tubes. Jpn J Appl Phys, 2002, 41: 4370 [19] Appenzeller J. Carbon nanotubes for high-performance electron-
[5] Martel R, Schmidt T, Shea H R, et al. Single and multi-wall ics: progress and prospect. Proc IEEE, 2008, 96(12): 201
carbon nanotube field-effect transistors. Appl Phys Lett, 1998, [20] Terada K, Muta H. A new method to determine effective MOS-
73(17): 2447 FET channel length. Jpn J Appl Phys, 1979, 18: 953
[6] Javey A, Guo J, Wang Q, et al. Ballistic carbon nanotube field- [21] Chern J G J, Chang P, Motta R F, et al. A new method to deter-
effect transistors. Nature, 2003, 424: 654 mine MOSFET channel length. IEEE Electron Device Lett, 1980,
[7] Baughman R H, Zhakidov A A, DeHeer W A. Carbon nanotubes- EDL-1: 170
the route toward applications. Science, 2002, 297: 787 [22] Taur Y, Mii Y J, Logan R, et al. On effective channel length in
[8] Collins P G, Avouris P. Nanotubes for electronics. Sci Amer, 0.1 m MOS FET’s. IEEE Electron Device Lett, 1995, 16: 136
2000, 12: 62 [23] Jain S. Measurement of threshold voltage and channel length of
[9] Mintmire J W, White C T. Universal density of states for carbon submicron MOSFET’s. Proc Inst Elect Eng, 1988, 135(1): 162
114002-6