FSBB20CH60F Motion SPM® 3 Series

January 2014

FSBB20CH60F
Motion SPM® 3 Series
Features General Description
• UL Certified No. E209204 (UL1557) FSBB20CH60F is a Motion SPM® 3 module providing a
fully-featured, high-performance inverter output stage
• 600 V - 20 A 3-Phase IGBT Inverter with Integral Gate
for AC Induction, BLDC, and PMSM motors. These mod-
Drivers and Protection
ules integrate optimized gate drive of the built-in IGBTs
• Built-In Thermal Shutdown Function to minimize EMI and losses, while also providing multi-
ple on-module protection features including under-volt-
• Low-Loss, Short-Circuit Rated IGBTs
age lockouts, over-current shutdown, and fault reporting.
• Very Low Thermal Resistance Using Al2O3 DBC Sub- The built-in, high-speed HVIC requires only a single sup-
strate ply voltage and translates the incoming logic-level gate
• Dedicated Vs Pins Simplify PCB Layout inputs to the high-voltage, high-current drive signals
required to properly drive the module's internal IGBTs.
• Separate Open-Emitter Pins from Low-Side IGBTs for Separate negative IGBT terminals are available for each
Three-Phase Current Sensing phase to support the widest variety of control algorithms.
• Single-Grounded Power Supply
• Isolation Rating: 2500 Vrms / min.

Applications
• Motion Control - Home Appliance / Industrial Motor

Related Resources
• AN-9035 - Motion SPM 3 Series Ver.2 User’s Guide

Figure 1. Package Overview

Package Marking and Ordering Information

Device Device Marking Package Packing Type Quantity
FSBB20CH60F FSBB20CH60F SPMCA-027 Rail 10

©2006 Fairchild Semiconductor Corporation 1 www.fairchildsemi.com

FSBB20CH60F Rev. C6
 FSBB20CH60F Motion SPM® 3 Series
Integrated Power Functions
• 600 V - 20 A IGBT inverter for three-phase DC / AC power conversion (please refer to Figure 3)

Integrated Drive, Protection and System Control Functions

• For inverter high-side IGBTs: gate drive circuit, high-voltage isolated high-speed level shifting
control circuit Under-Voltage Lock-Out Protection (UVLO)
Note: Available bootstrap circuit example is given in Figures 10 and 11.
• For inverter low-side IGBTs: gate drive circuit, Short-Circuit Protection (SCP)
control supply circuit Under-Voltage Lock-Out Protection (UVLO)
• Fault signaling: corresponding to UVLO (low-side supply) and SC faults
• Input interface: active-HIGH interface, works with 3.3 / 5 V logic, Schmitt-trigger input

Pin Configuration

13.7

(1) VCC(L)
(2) COM (21) NU
(3) IN(UL)
(4) IN(VL) (22) NV
(5) IN(WL)
(6) VFO 19.2 (23) NW
(7) CFOD
(8) CSC
(9) IN(UH)
(24) U Case Temperature (TC)
(10) VCC(UH)
Detecting Point
(11) VB(U)
(12) VS(U)
(13) IN(VH) (25) V
(14) VCC(VH)
(15) VB(V)
(16) VS(V)
(26) W
(17) IN(WH)
(18) VCC(WH) DBC Substrate
(19) VB(W)
(20) VS(W) (27) P

Figure 2. Top View

©2006 Fairchild Semiconductor Corporation 2 www.fairchildsemi.com

FSBB20CH60F Rev. C6
 FSBB20CH60F Motion SPM® 3 Series
Pin Descriptions
Pin Number Pin Name Pin Description
1 VCC(L) Low-Side Common Bias Voltage for IC and IGBTs Driving
2 COM Common Supply Ground
3 IN(UL) Signal Input for Low-Side U-Phase
4 IN(VL) Signal Input for Low-Side V-Phase
5 IN(WL) Signal Input for Low-Side W-Phase
6 VFO Fault Output
7 CFOD Capacitor for Fault Output Duration Selection
8 CSC Capacitor (Low-pass Filter) for Short-Circuit Current Detection Input
9 IN(UH) Signal Input for High-Side U-Phase
10 VCC(UH) High-Side Bias Voltage for U-Phase IC
11 VB(U) High-Side Bias Voltage for U-Phase IGBT Driving
12 VS(U) High-Side Bias Voltage Ground for U-Phase IGBT Driving
13 IN(VH) Signal Input for High-Side V-Phase
14 VCC(VH) High-Side Bias Voltage for V-Phase IC
15 VB(V) High-Side Bias Voltage for V-Phase IGBT Driving
16 VS(V) High-Side Bias Voltage Ground for V-Phase IGBT Driving
17 IN(WH) Signal Input for High-Side W Phase
18 VCC(WH) High-Side Bias Voltage for W-Phase IC
19 VB(W) High-Side Bias Voltage for W-Phase IGBT Driving
20 VS(W) High-Side Bias Voltage Ground for W-Phase IGBT Driving
21 NU Negative DC-Link Input for U-Phase
22 NV Negative DC-Link Input for V-Phase
23 NW Negative DC-Link Input for W-Phase
24 U Output for U-Phase
25 V Output for V-Phase
26 W Output for W-Phase
27 P Positive DC-Link Input

©2006 Fairchild Semiconductor Corporation 3 www.fairchildsemi.com

FSBB20CH60F Rev. C6
 FSBB20CH60F Motion SPM® 3 Series
Internal Equivalent Circuit and Input/Output Pins

P (27)
(19) V B(W )
VB
(18) V CC(W H)
VCC
OUT
COM
(17) IN (W H)
IN W (26)
VS
(20) V S(W )

(15) V B(V)
VB
(14) V CC(VH)
VCC
OUT
COM
(13) IN (VH)
IN VS V (25)
(16) V S(V)

(11) V B(U)
VB
(10) V CC(UH)
VCC
OUT
(9) IN (UH) COM
IN VS U (24)
(12) V S(U)

(8) C SC
C(SC) OUT(W L)
(7) C FO D
C(FOD) N W (23)
(6) V FO
VFO

(5) IN (W L)
IN(W L) OUT(VL)
(4) IN (VL)
IN(VL) N V (22)
(3) IN (UL)
IN(UL)
(2) CO M
COM
(1) V CC(L) OUT(UL)
VCC
V SL N U (21)

Figure 3. Internal Block Diagram

1st Notes:
1. Inverter low-side is composed of three IGBTs, freewheeling diodes for each IGBT, and one control IC. It has gate drive and protection functions.
2. Inverter power side is composed of four inverter DC-link input terminals and three inverter output terminals.
3. Inverter high-side is composed of three IGBTs, freewheeling diodes, and three drive ICs for each IGBT.

©2006 Fairchild Semiconductor Corporation 4 www.fairchildsemi.com

FSBB20CH60F Rev. C6
 FSBB20CH60F Motion SPM® 3 Series
Absolute Maximum Ratings (TJ = 25°C, unless otherwise specified.)

Inverter Part
Symbol Parameter Conditions Rating Unit
VPN Supply Voltage Applied between P- NU, NV, NW 450 V
VPN(Surge) Supply Voltage (Surge) Applied between P- NU, NV, NW 500 V
VCES Collector - Emitter Voltage 600 V
± IC Each IGBT Collector Current TC = 25°C 20 A
± ICP Each IGBT Collector Current (Peak) TC = 25°C, Under 1ms Pulse Width 40 A
PC Collector Dissipation TC = 25°C per Chip 61 W
TJ Operating Junction Temperature (2nd Note 1) -20 ~ 125 °C
2nd Notes:
1. The maximum junction temperature rating of the power chips integrated within the Motion SPM® 3 product is 150C (at TC  100C). However, to insure safe operation of the
Motion SPM 3 product, the average junction temperature should be limited to TJ(ave)  125C (at TC  100C)

Control Part
Symbol Parameter Conditions Rating Unit
VCC Control Supply Voltage Applied between VCC(UH), VCC(VH), VCC(WH), VCC(L) - 20 V
COM
VBS High-Side Control Bias Applied between VB(U) - VS(U), VB(V) - VS(V), VB(W) - 20 V
Voltage VS(W)
VIN Input Signal Voltage Applied between IN(UH), IN(VH), IN(WH), IN(UL), IN(VL), -0.3 ~ 17 V
IN(WL) - COM
VFO Fault Output Supply Voltage Applied between VFO - COM -0.3 ~ VCC+0.3 V
IFO Fault Output Current Sink Current at VFO Pin 5 mA
VSC Current-Sensing Input Voltage Applied between CSC - COM -0.3 ~ VCC+0.3 V

Total System
Symbol Parameter Conditions Rating Unit
VPN(PROT) Self-Protection Supply Voltage Limit VCC = VBS = 13.5 ~ 16.5 V 400 V
(Short-Circuit Protection Capability) TJ = 125°C, Non-Repetitive, < 2 s
TC Module Case Operation Temperature -20CTJ  125C, See Figure 2 -20 ~ 100 °C
TSTG Storage Temperature -40 ~ 125 °C
VISO Isolation Voltage 60 Hz, Sinusoidal, AC 1 Minute, Connect 2500 Vrms
Pins to Heat Sink Plate

Thermal Resistance
Symbol Parameter Condition Min. Typ. Max. Unit
Rth(j-c)Q Junction to Case Thermal Inverter IGBT Part (per 1 / 6 module) - - 1.63 °C/W
Rth(j-c)F Resistance Inverter FWD Part (per 1 / 6 module) - - 2.55 °C/W
2nd Notes:
2. For the measurement point of case temperature(TC), please refer to Figure 2.

©2006 Fairchild Semiconductor Corporation 5 www.fairchildsemi.com

FSBB20CH60F Rev. C6
 FSBB20CH60F Motion SPM® 3 Series
Electrical Characteristics (TJ = 25°C, unless otherwise specified.)
Inverter Part
Symbol Parameter Conditions Min. Typ. Max. Unit
VCE(SAT) Collector - Emitter VCC = VBS = 15 V IC = 20 A, TJ = 25°C - - 2.3 V
Saturation Voltage VIN = 5 V
VF FWDi Forward Voltage VIN = 0 V IC = 20 A, TJ = 25°C - - 2.1 V
HS tON Switching Times VPN = 300 V, VCC = VBS = 15 V - 0.48 - s
IC = 20 A
tC(ON) - 0.30 - s
VIN = 0 V  5 V, Inductive Load
tOFF (2nd Note 3) - 0.93 - s
tC(OFF) - 0.52 - s
trr - 0.10 - s
LS tON VPN = 300 V, VCC = VBS = 15 V - 0.63 - s
tC(ON) IC = 20 A - 0.30 - s
VIN = 0 V  5 V, Inductive Load
tOFF (2nd Note 3) - 1.01 - s
tC(OFF) - 0.51 - s
trr - 0.10 - s
ICES Collector - Emitter VCE = VCES - - 250 A
Leakage Current
2nd Notes:
3. tON and tOFF include the propagation delay of the internal drive IC. tC(ON) and tC(OFF) are the switching time of IGBT itself under the given gate driving condition internally. For
the detailed information, please see Figure 4.

100% I C 100% I C

trr

V CE IC IC V CE

V IN V IN
0

tON tOFF
tC(ON) tC(OFF)

V IN(ON) 10% IC 90% I C 10% V CE V IN(OFF) 10% V CE 10% I C

(a) turn-on (b) turn-off

Figure 4. Switching Time Definition

©2006 Fairchild Semiconductor Corporation 6 www.fairchildsemi.com

FSBB20CH60F Rev. C6
 FSBB20CH60F Motion SPM® 3 Series
Electrical Characteristics (TJ = 25°C, unless otherwise specified.)
Control Part
Symbol Parameter Conditions Min. Typ. Max. Unit
IQCCL Quiescent VCC Supply VCC = 15 V VCC(L) - COM - - 23 mA
Current IN(UL, VL, WL) = 0 V
IQCCH VCC = 15 V VCC(UH), VCC(VH), VCC(WH) - - 100 A
IN(UH, VH, WH) = 0 V - COM
IQBS Quiescent VBS Supply Current VBS = 15 V VB(U) - VS(U), VB(V) - VS(V), - - 500 A
IN(UH, VH, WH) = 0 V VB(W) - VS(W)
VFOH Fault Output Voltage VSC = 0 V, VFO Circuit: 4.7 k to 5 V Pull-up 4.5 - - V
VFOL VSC = 1 V, VFO Circuit: 4.7 k to 5 V Pull-up - - 0.8 V
VSC(ref) Short Circuit Current Trip Level VCC = 15 V (2nd Note 4) 0.45 0.50 0.55 V
TSD Over-Temperature Protection Temperature at LVIC 125 145 175 V
TSD Over-Temperature Protection Temperature at LVIC - 18 - V
Hysterisis
UVCCD Supply Circuit Under-Voltage Detection Level 10.7 11.9 13.0 V
Protection
UVCCR Reset Level 11.2 12.4 13.2 V
UVBSD Detection Level 10.1 11.3 12.5 V
UVBSR Reset Level 10.5 11.7 12.9 V
tFOD Fault-out Pulse Width CFOD = 33 nF (2nd Note 5) 1.0 1.8 - ms
VIN(ON) ON Threshold Voltage Applied between IN(UH), IN(VH), IN(WH), IN(UL), 3.0 - - V
VIN(OFF) OFF Threshold Voltage IN(VL), IN(WL) - COM - - 0.8 V
2nd Notes:
4. Short-circuit protection is functioning only at the low-sides.
5. The fault-out pulse width tFOD depends on the capacitance value of CFOD according to the following approximate equation: CFOD = 18.3 x 10-6 x tFOD [F]

Recommended Operating Conditions

Symbol Parameter Conditions Min. Typ. Max. Unit
VPN Supply Voltage Applied between P - NU, NV, NW - 300 400 V
VCC Control Supply Voltage Applied between VCC(UH), VCC(VH), VCC(WH), 13.5 - 16.5 V
VCC(L) - COM
VBS High-Side Bias Voltage Applied between VB(U) - VS(U), VB(V) - VS(V), 13 - 18.5 V
VB(W) - VS(W)
dVCC / dt, Control Supply Variation -1 - 1 V / s
dVBS / dt
tdead Blanking Time for Preventing For Each Input Signal 2.5 - - s
Arm-Short
fPWM PWM Input Signal -20C TC  100°C, -20C TJ 125°C - - 20 kHz
VSEN Voltage for Current Sensing Applied between NU, NV, NW - COM -4 4 V
(Including Surge Voltage)

©2006 Fairchild Semiconductor Corporation 7 www.fairchildsemi.com

FSBB20CH60F Rev. C6
 FSBB20CH60F Motion SPM® 3 Series
Mechanical Characteristics and Ratings
Parameter Conditions Min. Typ. Max. Unit
Mounting Torque Mounting Screw: M3 Recommended 0.62 N•m 0.51 0.62 0.72 N•m

Device Flatness See Figure 5 0 - +120 m

Weight - 15.00 - g

(+)

(+)

Figure 5. Flatness Measurement Position

©2006 Fairchild Semiconductor Corporation 8 www.fairchildsemi.com

FSBB20CH60F Rev. C6
 FSBB20CH60F Motion SPM® 3 Series
Time Charts of Protective Function

Input Signal

Protection RESET SET RESET

Circuit State
UVCCR
a1 a6
Control UVCCD
a3
Supply Voltage
a2
a4 a7

Output Current

a5
Fault Output Signal

a1 : Control supply voltage rises: after the voltage rises UVCCR, the circuits start to operate when next input is applied.
a2 : Normal operation: IGBT ON and carrying current.
a3 : Under-Voltage detection (UVCCD).
a4 : IGBT OFF in spite of control input condition.
a5 : Fault output operation starts.
a6 : Under-Voltage reset (UVCCR).
a7 : Normal operation: IGBT ON and carrying current.

Figure 6. Under-Voltage Protection (Low-Side)

Input Signal

Protection RESET SET RESET

Circuit State
UVBSR
b1 b5
Control UVBSD
b3
Supply Voltage b6
b2
b4

Output Current

High-level (no fault output)

Fault Output Signal

b1 : Control supply voltage rises: after the voltage reaches UVBSR, the circuits start to operate when next input is applied.
b2 : Normal operation: IGBT ON and carrying current.
b3 : Under-Voltage detection (UVBSD).
b4 : IGBT OFF in spite of control input condition, but there is no fault output signal.
b5 : Under-Voltage reset (UVBSR).
b6 : Normal operation: IGBT ON and carrying current.

Figure 7. Under-Voltage Protection (High-Side)

©2006 Fairchild Semiconductor Corporation 9 www.fairchildsemi.com

FSBB20CH60F Rev. C6
 FSBB20CH60F Motion SPM® 3 Series
Lower Arms
c6 c7
Control Input
Protection
Circuit State SET RESET

Internal IGBT c4
Gate - Emitter Voltage c3
c2
SC

c1

Output Current c8

SC Reference Voltage
Sensing Voltage
of Shunt Resistance

CR Circuit Time
Constant Delay
Fault Output Signal c5

(with the external shunt resistance and CR connection)

c1 : Normal operation: IGBT ON and carrying current.
c2 : Short-Circuit current detection (SC trigger).
c3 : Hard IGBT gate interrupt.
c4 : IGBT turns OFF.
c5 : Fault output timer operation starts: the pulse width of the fault output signal is set by the external capacitor CFO.
c6 : Input “LOW”: IGBT OFF state.
c7 : Input “HIGH”: IGBT ON state, but during the active period of fault output, the IGBT doesn’t turn ON.
c8 : IGBT OFF state.

Figure 8. Short-Circuit Protection (Low-Side Operation Only)

©2006 Fairchild Semiconductor Corporation 10 www.fairchildsemi.com

FSBB20CH60F Rev. C6
 FSBB20CH60F Motion SPM® 3 Series
+5 V

SPM
RPF = 4.7 k

IN(UH) , IN(VH) , IN(WH)

MCU IN (UL) , IN (VL) , IN(WL)

100  VFO

1 nF
CPF= 1 nF
COM

Figure 9. Recommended MCU I/O Interface Circuit

3rd Notes:
1. RC coupling at each input (parts shown dotted) might change depending on the PWM control scheme in the application and the wiring impedance of the application’s printed
circuit board. The Motion SPM® 3 Product input signal section integrates a 3.3 k(typ.) pull-down resistor. Therefore, when using an external filtering resistor, pay attention to
the signal voltage drop at input terminal.
2. The logic input works with standard CMOS or LSTTL outputs.

These values depend on PWM control algorithm.

+15 V
RE(H)

RBS DBS One-Leg Diagram of

Motion SPM 3 Product
P
Vcc VB
0.1 µF IN HO
22 µF COM VS

Inverter
Vcc Output
1000 µF 1 µF IN OUT

COM VSL

Figure 10. Recommended Bootstrap Operation Circuit and Parameters

3rd Notes:
3. It would be recommended that the bootstrap diode, DBS, has soft and fast recovery characteristics.
4. The bootstrap resistor (RBS) should be three times greater than RE(H). The recommended value of RE(H) is 5.6 , but it can be increased up to 20 (maximum) for a slower dv/
dt of high-side.
5. The ceramic capacitor placed between VCC - COM should be over 1 F and mounted as close to the pins of the Motion SPM 3 product as possible.

©2006 Fairchild Semiconductor Corporation 11 www.fairchildsemi.com

FSBB20CH60F Rev. C6
 FSBB20CH60F Motion SPM® 3 Series
RE(WH)

RE(VH)

+15 V
RE(UH)

RBS DBS P (27)

(19) VB(W)
VB
(18) VCC(WH)
VCC
OUT
CBS COM
CBSC (17) IN(WH)
Gating WH IN W (26)
VS
(20) VS(W)

RBS DBS (15) VB(V)

VB
(14) VCC(VH)
VCC
OUT
COM
CBS CBSC (13) IN(VH)
Gating VH
(16) VS(V)
IN VS V (25)
M
M RBS DBS (11) VB(U)
VB
(10) VCC(UH)
VCC CDCS

C OUT Vdc
CBS CBSC (9) IN(UH) COM
Gating UH IN VS U (24)

U
(12) VS(U)

RF
+5 V
CSC (8) CSC
C(SC) OUT(WL)
RPF (7) CFOD
RSW
RS C(FOD) NW (23)
CFOD (6) VFO
Fault VFO

(5) IN(WL)
Gating WL IN(WL) OUT(VL)
(4) IN(VL)
Gating VL IN(VL) NV (22) RSV
(3) IN(UL)
Gating UL IN(UL)
(2) COM
CBPF CPF COM
(1) VCC(L) OUT(UL)
VCC RSU
VSL NU (21)

CSP15 CSPC15

Input Signal for Short- RFW

Circuit Protection W-Phase Current RFV

V-Phase Current RFU
U-Phase Current

CFW CFV CFU

Figure 11. Typical Application Circuit

4th Notes:
1. To avoid malfunction, the wiring of each input should be as short as possible (less than 2 - 3 cm).
2. By virtue of integrating an application-specific type of HVIC inside the Motion SPM® 3 product, direct coupling to MCU terminals without any optocoupler or transformer isola-
tion is possible.
3. VFO output is open-collector type. This signal line should be pulled up to the positive side of the 5 V power supply with approximately 4.7 k resistance (please refer to Figure
9).
4. CSP15 of around seven times larger than bootstrap capacitor CBS is recommended.
5. VFO output pulse width should be determined by connecting an external capacitor (CFOD) between CFOD (pin 7) and COM (pin 2). (Example : if CFOD = 33 nF, then tFO = ms
(typ.)) Please refer to the 2nd note 5 for calculation method.
6. Input signal is active-HIGH type. There is a 3.3 kresistor inside the IC to pull down each input signal line to GND. When employing RC coupling circuits, set up such RC cou-
ple that input signal agree with turn-off / turn-on threshold voltage.
7. To prevent errors of the protection function, the wiring around RF and CSC should be as short as possible.
8. In the short-circuit protection circuit, please select the RFCSC time constant in the range 1.5 ~ 2 s.
9. Each capacitor should be mounted as close to the pins of the Motion SPM 3 product as possible.
10. To prevent surge destruction, the wiring between the smoothing capacitor and the P & GND pins should be as short as possible. The use of a high-frequency non-inductive
capacitor of around 0.1 ~ 0.22 F between the P & GND pins is recommended.
11. Relays are used in almost every systems of electrical equipment in home appliances. In these cases, there should be sufficient distance between the MCU and the relays.
12. CSPC15 should be over 1 F and mounted as close to the pins of the Motion SPM 3 product as possible.

©2006 Fairchild Semiconductor Corporation 12 www.fairchildsemi.com

FSBB20CH60F Rev. C6
 FSBB20CH60F Motion SPM® 3 Series
Detailed Package Outline Drawings

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner
without notice. Please note the revision and/or data on the drawing and contact a FairchildSemiconductor representative to verify or
obtain the most recent revision. Package specifications do not expand the terms of Fairchild’s worldwide therm and conditions,
specifically the the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor’s online packaging area for the most recent package drawings:

http://www.fairchildsemi.com/dwg/MO/MOD27BA.pdf

©2006 Fairchild Semiconductor Corporation 13 www.fairchildsemi.com

FSBB20CH60F Rev. C6
 FSBB20CH60F Motion SPM® 3 Series

©2006 Fairchild Semiconductor Corporation 14 www.fairchildsemi.com

FSBB20CH60F Rev. C6
Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Fairchild Semiconductor:
FSBB20CH60F