Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
0% found this document useful (0 votes)
39 views16 pages

Am29BDD160G Known Good Die: Data Sheet Suplement, Revision 1

Download as pdf or txt
Download as pdf or txt
Download as pdf or txt
You are on page 1/ 16

Am29BDD160G

Known Good Die


Data Sheet Suplement, Revision 1

July 2003

The following document specifies Spansion memory products that are now offered by both Advanced
Micro Devices and Fujitsu. Although the document is marked with the name of the company that orig-
inally developed the specification, these products will be offered to customers of both AMD and
Fujitsu.

Continuity of Specifications
There is no change to this datasheet as a result of offering the device as a Spansion product. Any
changes that have been made are the result of normal datasheet improvement and are noted in the
document revision summary, where supported. Future routine revisions will occur when appropriate,
and changes will be noted in a revision summary.

Continuity of Ordering Part Numbers


AMD and Fujitsu continue to support existing part numbers beginning with “Am” and “MBM”. To order
these products, please use only the Ordering Part Numbers listed in this document.

For More Information


Please contact your local AMD or Fujitsu sales office for additional information about Spansion
memory solutions.

Publication Number 26994 Revision A Amendment +3 Issue Date July 16, 2003
SUPPLEMENT

Am29BDD160G Known Good Die—Die Revision 1


16 Megabit (1 M x 16-Bit/512 K x 32-Bit)
CMOS 2.5 Volt-only Burst Mode, Dual Boot, Simultaneous Read/Write Flash Memory

DISTINCTIVE CHARACTERISTICS
ARCHITECTURE ADVANTAGES ■ Ultra low power consumption
■ Simultaneous Read/Write operations — Burst Mode Read: 90 mA @ 56 MHz max
— Data can be continuously read from one bank while — Program/Erase: 50 mA max
executing erase/program functions in other bank — Standby mode: CMOS: 250 µA max
— Zero latency between read and write operations ■ Minimum 1 million write cycles guaranteed per sector
— Two bank architecture: 75%/25% ■ 20 year data retention at 125°C
■ User-Defined x16 or x32 Data Bus ■ VersatileI/O™ control
■ Dual Boot Block — Device generates data output voltages and tolerates data
— Top and bottom boot in the same device input voltages as determined by the voltage on the VIO pin
■ Flexible sector architecture — 1.65 V to 2.75 V compatible I/O signals
— Eight 8 Kbytes, thirty 64 Kbytes, and eight 8 Kbytes
SOFTWARE FEATURES
sectors
■ Persistent Sector Protection
■ Manufactured on 0.17 µm process technology
— A command sector protection method to lock
■ SecSi (Secured Silicon) Sector (256 Bytes) combinations of individual sectors and sector groups to
— Factory locked and identifiable: 16 bytes for secure, prevent program or erase operations within that sector
random factory Electronic Serial Number; remainder may (requires only VCC levels)
be customer data programmed by AMD ■ Password Sector Protection
— Customer lockable: Can be read, programmed or erased
— A sophisticated sector protection method to lock
just like other sectors. Once locked, data cannot be
combinations of individual sectors and sector groups to
changed
prevent program or erase operations within that sector
■ Programmable Burst interface using a user-definable 64-bit password
— Interface to any high performance processor ■ Supports Common Flash Interface (CFI)
— Modes of Burst Read Operation:
■ Unlock Bypass Program Command
— Linear Burst: 4 double words (x32), 8 words (x16) and
— Reduces overall programming time when issuing multiple
double words (x32), and 32 words (x16) with wrap
program command sequences
around
■ Single power supply operation ■ Data# Polling and toggle bits
— Provides a software method of detecting program or erase
— Optimized for 2.5 to 2.75 Volt read, erase, and program
operation completion
operations
■ Compatibility with JEDEC standards (JC42.4) HARDWARE FEATURES
— Software compatible with single-power supply Flash ■ Program Suspend/Resume & Erase Suspend/Resume
— Backward-compatible with AMD Am29LV and Am29F — Suspends program or erase operations to allow reading,
flash memories programming, or erasing in same bank

PERFORMANCE CHARACTERISTICS ■ Hardware Reset (RESET#), Ready/Busy# (RY/BY#),


and Write Protect (WP#) inputs
■ High performance read access
■ ACC input
— Initial/random access times as fast as 64 ns
— Burst access time as fast as 10 ns — Accelerates programming time for higher throughput
during system production
■ Quality and reliability levels equivalent to standard
packaged components

Publication No. 26994 Revision A Amendment +3


Issue Date: July 16, 2003
S U P P L E M E N T

GENERAL DESCRIPTION
The Am29BDD160G in Known Good Die (KGD) form is WP# Hardware Protection feature is always available,
an 16 Mbit, 2.5 volt-only Flash memory. AMD defines independent of the other protection method chosen.
KGD as standard product in die form, tested for function-
The VersatileI/O™ (VCCQ) feature allows the output
ality and speed. AMD KGD products have the same reli-
voltage generated on the device to be determined
ability and quality as AMD products in packaged form.
based on the VIO level. This feature allows this device
Am29BDD160G Features to operate in the 1.8 V I/O environment, driving and re-
ceiving signals to and from other 1.8 V devices on the
The Am29BDD160G is a 16 Megabit, 2.5 Volt-only sin-
same bus. In addition, inputs and I/Os that are driven
gle power supply burst mode flash memory device.
externally are capable of handling 3.6 V.
The device can be configured for either 1,048,576
words in 16-bit mode or 524,288 double words in 32- The host system can detect whether a program or
bit mode. The device can also be programmed in stan- erase operation is complete by observing the RY/BY#
dard EPROM programmers. The device offers a con- pin, by reading the DQ7 (Data# Polling), or DQ6 (tog-
figurable burst interface to 16/32-bit microprocessors gle) status bits. After a program or erase cycle has
and microcontrollers. been completed, the device is ready to read array data
or accept another command.
To eliminate bus contention, each device has separate
chip enable (CE#), write enable (WE#) and output en- The sector erase architecture allows memory sec-
able (OE#) controls. Additional control inputs are re- tors to be erased and reprogrammed without affecting
quired for synchronous burst operations: Load Burst the data contents of other sectors. The device is fully
Address Valid (ADV#), and Clock (CLK). erased when shipped from the factory.
Each device requires only a single 2.5 or 2.6 Volt Hardware data protection measures include a low
power supply (2.5 V to 2.75 V) for both read and write VCC detector that automatically inhibits write opera-
functions. A 12.0-volt VPP is not required for program tions during power transitions. The password and
or erase operations, although an acceleration pin is software sector protection feature disables both pro-
available if faster programming performance is re- gram and erase operations in any combination of sec-
quired. tors of memory. This can be achieved in-system at
The device is entirely command set compatible with VCC level.
the JEDEC single-power-supply Flash standard. The Program/Erase Suspend/Erase Resume fea-
The Unlock Bypass mode facilitates faster program- ture enables the user to put erase on hold for any pe-
ming times by requiring only two write cycles to pro- riod of time to read data from, or program data to, any
gram data instead of four. sector that is not selected for erasure. True back-
ground erase can thus be achieved.
The Simultaneous Read/Write architecture provides
simultaneous operation by dividing the memory space The hardware RESET# pin terminates any operation
into two banks. The device can begin programming or in progress and resets the internal state machine to
erasing in one bank, and then simultaneously read reading array data.
from the other bank, with zero latency. The device offers two power-saving features. When
The device provides a 256-byte SecSi™ (Secured addresses have been stable for a specified amount of
Silicon) Sector with an one-time-programmable time, the device enters the automatic sleep mode.
(OTP) mechanism. The system can also place the device into the
standby mode. Power consumption is greatly re-
In addition, the device features several levels of sector duced in both these modes.
protection, which can disable both the program and
erase operations in certain sectors or sector groups: AMD’s Flash technology combines years of Flash
Persistent Sector Protection is a command sector memory manufacturing experience to produce the
protection method that replaces the old 12 V con- highest levels of quality, reliability and cost effective-
trolled protection method; Password Sector Protec- ness. The device electrically erases all bits within
tion is a highly sophisticated protection method that a sector simultaneously via Fowler-Nordheim tun-
requires a password before changes to certain sectors neling. The data is programmed using hot electron injec-
or sector groups are permitted; WP# Hardware Pro- tion.
tection prevents program or erase in the two outer- Electrical Specifications
most 8 Kbytes sectors of the larger bank.
Refer to the Am29BDD160G data sheet, publication
The device defaults to the Persistent Sector Protection number 24960, for full electrical specifications on the
mode. The customer must then choose if the Standard Am29BDD160G in KGD form.
or Password Protection method is most desirable. The

2 Am29BDD160G Known Good Die—Die Revision 1


S U P P L E M E N T

PRODUCT SELECTOR GUIDE


Part Number Am29BDD160 KGD
Standard Voltage Range: VCC = 2.5 – 2.75 V Synchronous/Burst or Asynchronous
64C 65A
Speed Option (Clock Rate)
(56 MHz) (40 MHz)
Max Initial/Asynchronous Access Time, ns (tACC) 64 67
Max Burst Access Delay (ns) 10 17
Max Clock Rate (MHz) 56 40
Max CE# Access, ns (tCE) 69 71
Max OE# Access, ns (tOE) 20 28

DIE PHOTOGRAPH DIE PAD LOCATIONS

7 6 5 4 3 2 1 76 75 74 73 72 71

8 70
69
9 68
10
11 67
12 66
13 65
14 64
15 63
16 62
17 61

18 60
19 59
20 58
21 57
22 56
23 55
24 54
25 AMD logo location 53
26 52
27 51
28
29 50
30 49
31 48

32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47

Am29BDD160G Known Good Die—Die Revision 1 3


S U P P L E M E N T

PAD DESCRIPTION
Pads relative to die center.

Pad Center (mils) Pad Center (millimeters)


Pad Signal
X Y X Y
1 VCC –0.56 137.36 –0.01 3.49
2 CE# –5.56 137.36 –0.14 3.49
3 OE# –10.92 137.36 –0.28 3.49
4 WE# –17.34 137.36 –0.45 3.49
5 WP# –23.37 137.36 –0.59 3.49
6 IND/WAIT# –38.38 139.77 –0.97 3.55
7 WORD# –53.99 137.36 –1.37 3.49
8 DQ16 –75.30 131.69 –1.91 3.34
9 DQ17 –75.30 123.36 –1.91 3.13
10 DQ18 –75.30 115.02 –1.91 2.92
11 DQ19 –75.30 106.69 –1.91 2.71
12 VCCQ –75.30 100.30 –1.91 2.55
13 VSS –75.30 88.18 –1.91 2.24
14 DQ20 –75.30 81.89 –1.91 2.08
15 DQ21 –75.30 73.56 –1.91 1.87
16 DQ22 –75.30 65.23 –1.91 1.66
17 DQ23 –75.30 56.90 –1.91 1.45
18 DQ24 –75.30 –30.34 –1.91 –0.77
19 DQ25 –75.30 –38.67 –1.91 –0.98
20 DQ26 –75.30 –46.99 –1.91 –1.19
21 DQ27 –75.30 –55.33 –1.91 –1.41
22 VCCQ –75.30 –61.69 –1.91 –1.57
23 VSS –75.30 –73.71 –1.91 –1.87
24 DQ28 –75.30 –80.04 –1.91 –2.03
25 DQ29 –75.30 –88.38 –1.91 –2.24
26 DQ30 –75.30 –96.71 –1.91 –2.46
27 DQ31 –75.30 –105.04 –1.91 –2.67
28 A-1 –75.30 –113.55 –1.91 –2.88
29 A0 –75.30 –120.37 –1.91 –3.06
30 A1 –75.30 –125.73 –1.91 –3.19
31 A2 –75.30 –132.55 –1.91 –3.37
32 A3 –57.26 –137.01 –1.45 –3.48
33 A4 –50.44 –137.01 –1.28 –3.48
34 A5 –45.08 –137.01 –1.15 –3.48
35 A6 –38.27 –137.01 –0.97 –3.48
36 A7 –32.91 –137.01 –0.84 –3.48
37 A8 –26.09 –137.01 –0.66 –3.48
38 VSS –20.69 –137.01 –0.53 –3.48
39 ACC –14.40 –137.01 –0.37 –3.48
40 VCC –8.74 –137.01 –0.22 –3.48
41 A9 7.49 –137.01 0.19 –3.48
42 A10 14.49 –137.01 0.37 –3.48
43 A11 19.85 –137.01 0.50 –3.48
44 A12 26.67 –137.01 0.68 –3.48
45 A13 32.03 –137.01 0.81 –3.48
46 A14 38.84 –137.01 0.99 –3.48
47 A15 44.20 –137.01 1.12 –3.48
48 A16 75.36 –130.61 1.91 –3.32

4 Am29BDD160G Known Good Die—Die Revision 1


S U P P L E M E N T

Pad Center (mils) Pad Center (millimeters)


Pad Signal
X Y X Y
49 A17 75.36 –123.80 1.91 –3.14
50 A18 75.36 –118.44 1.91 –3.01
51 DQ0 75.34 –107.97 1.91 –2.74
52 DQ1 75.34 –99.65 1.91 –2.53
53 DQ2 75.34 –91.31 1.91 –2.32
54 DQ3 75.34 –82.98 1.91 –2.11
55 VCCQ 75.34 –76.72 1.91 –1.95
56 VSS 75.34 –64.58 1.91 –1.64
57 DQ4 75.34 –58.29 1.91 –1.48
58 DQ5 75.34 –49.96 1.91 –1.27
59 DQ6 75.34 –41.63 1.91 –1.06
60 DQ7 75.34 –33.29 1.91 –0.85
61 DQ8 75.34 55.77 1.91 1.42
62 DQ9 75.34 64.09 1.91 1.63
63 DQ10 75.34 72.43 1.91 1.84
64 DQ11 75.34 80.76 1.91 2.05
65 VCCQ 75.34 87.02 1.91 2.21
66 VSS 75.34 99.14 1.91 2.52
67 DQ12 75.34 105.53 1.91 2.68
68 DQ13 75.34 113.86 1.91 2.89
69 DQ14 75.34 122.19 1.91 3.10
70 DQ15 75.34 130.52 1.91 3.32
71 VCCQ 54.86 137.36 1.39 3.49
72 RESET# 48.74 137.36 1.24 3.49
73 CLK 43.38 137.36 1.10 3.49
74 RY/BY# 31.18 139.77 0.79 3.55
75 ADV# 17.45 137.36 0.44 3.49
76 VSS 11.88 137.36 0.30 3.49
Note: The coordinates above are relative to the die center and can be used to operate wire bonding equipment.

Am29BDD160G Known Good Die—Die Revision 1 5


S U P P L E M E N T

PAD DESCRIPTION
Pads relative to VCC.

Pad Center (mils) Pad Center (millimeters)


Pad Signal
X Y X Y
1 VCC 0.00 0.00 0.00 0.00
2 CE# –5.00 0.00 –0.13 0.00
3 OE# –10.36 0.00 –0.27 0.00
4 WE# –16.78 0.00 –0.44 0.00
5 WP# –22.81 0.00 –0.58 0.00
6 IND/WAIT# –37.82 2.41 –0.96 0.06
7 WORD# –53.43 0.00 –1.36 0.00
8 DQ16 –74.74 –5.67 –1.90 –0.15
9 DQ17 –74.74 –14.00 –1.90 –0.36
10 DQ18 –74.74 –22.34 –1.90 –0.57
11 DQ19 –74.74 –30.67 –1.90 –0.78
12 VCCQ –74.74 –37.06 –1.90 –0.94
13 VSS –74.74 –49.18 –1.90 –1.25
14 DQ20 –74.74 –55.47 –1.90 –1.41
15 DQ21 –74.74 –63.80 –1.90 –1.62
16 DQ22 –74.74 –72.13 –1.90 –1.83
17 DQ23 –74.74 –80.46 –1.90 –2.04
18 DQ24 –74.74 –167.70 –1.90 –4.26
19 DQ25 –74.74 –176.03 –1.90 –4.47
20 DQ26 –74.74 –184.35 –1.90 –4.68
21 DQ27 –74.74 –192.69 –1.90 –4.90
22 VCCQ –74.74 –199.05 –1.90 –5.06
23 VSS –74.74 –211.07 –1.90 –5.36
24 DQ28 –74.74 –217.40 –1.90 –5.52
25 DQ29 –74.74 –225.74 –1.90 –5.73
26 DQ30 –74.74 –234.07 –1.90 –5.95
27 DQ31 –74.74 –242.40 –1.90 –6.16
28 A-1 –74.74 –250.91 –1.90 –6.37
29 A0 –74.74 –257.73 –1.90 –6.55
30 A1 –74.74 –263.09 –1.90 –6.68
31 A2 –74.74 –269.91 –1.90 –6.86
32 A3 –56.7 –274.37 –1.44 –6.97
33 A4 –49.88 –274.37 –1.27 –6.97
34 A5 –44.52 –274.37 –1.14 –6.97
35 A6 –37.71 –274.37 –0.96 –6.97
36 A7 –32.35 –274.37 –0.83 –6.97
37 A8 –25.53 –274.37 –0.65 –6.97
38 VSS –20.13 –274.37 –0.52 –6.97
39 ACC –13.84 –274.37 –0.36 –6.97
40 VCC –8.18 –274.37 –0.23 –6.97
41 A9 8.05 –274.37 0.20 –6.97
42 A10 15.05 –274.37 0.38 –6.97
43 A11 20.41 –274.37 0.51 –6.97
44 A12 27.23 –274.37 0.69 –6.97
45 A13 32.59 –274.37 0.82 –6.97
46 A14 39.40 –274.37 1.00 –6.97
47 A15 44.76 –274.37 1.13 –6.97
48 A16 75.92 –267.97 1.92 –6.81

6 Am29BDD160G Known Good Die—Die Revision 1


S U P P L E M E N T

Pad Center (mils) Pad Center (millimeters)


Pad Signal
X Y X Y
49 A17 75.92 –261.16 1.92 –6.63
50 A18 75.92 –255.80 1.92 –6.50
51 DQ0 75.90 –245.33 1.92 –6.23
52 DQ1 75.90 –237.01 1.92 –6.02
53 DQ2 75.90 –228.67 1.92 –5.81
54 DQ3 75.90 –220.34 1.92 –5.60
55 VCCQ 75.90 –214.08 1.92 –5.44
56 VSS 75.90 –201.94 1.92 –5.13
57 DQ4 75.90 –195.65 1.92 –4.97
58 DQ5 75.90 –187.32 1.92 –4.76
59 DQ6 75.90 –178.99 1.92 –4.55
60 DQ7 75.90 –170.65 1.92 –4.34
61 DQ8 75.90 –81.59 1.92 –2.07
62 DQ9 75.90 –73.27 1.92 –1.86
63 DQ10 75.90 –64.93 1.92 –1.65
64 DQ11 75.90 –56.60 1.92 –1.44
65 VCCQ 75.90 –50.34 1.92 –1.28
66 VSS 75.90 –38.22 1.92 –0.97
67 DQ12 75.90 –31.83 1.92 –0.81
68 DQ13 75.90 –23.50 1.92 –0.60
69 DQ14 79.27 –15.17 2.01 –0.39
70 DQ15 79.27 –6.84 2.01 –0.17
71 VCCQ 55.42 0.00 1.40 0.00
72 RESET# 49.30 0.00 1.25 0.00
73 CLK 43.94 0.00 1.11 0.00
74 RY/BY# 31.74 2.41 0.80 0.06
75 ADV# 18.01 0.00 0.45 0.00
76 VSS 12.44 0.00 0.31 0.00
Note: The coordinates above are relative to the center of pad 1 and can be used to operate wire bonding equipment.

Am29BDD160G Known Good Die—Die Revision 1 7


S U P P L E M E N T

ORDERING INFORMATION
Standard Products
AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is
formed by a combination of the following:

Am29BDD160 G T 64 C DP E 1
DIE REVISION
This number refers to the specific AMD manufacturing process and
product technology reflected in this document. It is entered in the
revision field of AMD standard product nomenclature.

TEMPERATURE RANGE
I = Industrial (–40°C to +85°C)
E = Extended (–40°C to +125°C)
H = Super Extended (–40°C to +145°C)

PACKAGE TYPE AND


MINIMUM ORDER QUANTITY
DP = Waffle Pack
140 die per 5 tray stack
DG = Gel-Pak® Die Tray
66 die per 6 tray stack
DT = Surftape™ (Tape and Reel)
1600 per 7-inch reel

CLOCK RATE
A = 40 MHz
C = 56 MHz

SPEED OPTION
See Product Selector Guide and Valid Combinations

BOOT CODE SECTOR ARCHITECTURE


T = Top sector
B = Bottom sector
PROCESS TECHNOLOGY
G = 0.17 µm

DEVICE NUMBER/DESCRIPTION
Am29BDD160 Known Good Die
8 Megabit (1 M x 16-Bit/512 K x 32-Bit) CMOS Flash Memory—Die Revision 1
2.5 Volt-only Program and Erase

Valid Combinations Valid Combinations


Valid Combinations list configurations planned to be sup-
AM29BDD160GT-64C DPI 1, DPE 1, DPH1 ported in volume for this device. Consult the local AMD sales
AM29BDD160GB-64C DGI 1, DGE 1, DGH1 office to confirm availability of specific valid combinations and
DTI 1, DTE 1, DTH1 to check on newly released combinations.
AM29BDD160GT-65A
AM29BDD160GB-65A

8 Am29BDD160G Known Good Die—Die Revision 1


S U P P L E M E N T

PACKAGING INFORMATION
Surftape Packaging

Direction of Feed

Orientation relative to
leading edge of tape
and reel
16 mm

AMD logo location

Gel-Pak and Waffle Pack Packaging

Orientation relative to AMD logo location


top left corner of
Gel-Pak
and Waffle Pack
cavity plate

Am29BDD160G Known Good Die—Die Revision 1 9


S U P P L E M E N T

PRODUCT TEST FLOW


Figure 1 provides an overview of AMD’s Known Good AMD to produce KGD products without requiring or
Die test flow. For more detailed information, refer to the implementing burn-in. In addition, an off-line quality
Am29BDD160G product qualification database. AMD monitoring program (QMP) further guarantees AMD
implements quality assurance procedures throughout quality standards are met on Known Good Die prod-
the product test flow. These QA procedures also allow ucts.

DC Parameters
Wafer Sort 1 Functionality
Programmability
Erasability

Data Retention
Bake
24 hours at 250°C

DC Parameters
Wafer Sort 2 Functionality
Programmability
Erasability

DC Parameters
Wafer Sort 3 Functionality
High Temperature Programmability
Erasability
Speed

Incoming Inspection
Packaging for Shipment Wafer Saw
Die Separation
100% Visual Inspection
Die Pack

Shipment

Figure 1. AMD KGD Product Test Flow

10 Am29BDD160G Known Good Die—Die Revision 1


S U P P L E M E N T

ABSOLUTE MAXIMUM RATINGS


Ambient Temperature 20 ns 20 ns
with Power Applied. . . . . . . . . . . . . . –40°C to +145°C
+0.8 V
VCC/VIO (Note 1). . . . . . . . . . . . . . –0.5 V to + 3.0 V
A9, OE#, and RESET# (Note 2) . . –0.5 V to +13.0 V –0.5 V
Addresses, Data, Control Signals –2.0 V
(with the exception of CLK) . . . . . . . –0.5 V to 3.6 V
All other pins (Note 1). . . . . . . . . . . –0.5 V to +5.5 V 20 ns
Output Short Circuit Current (Note 3) . . . . . . 200 mA
Notes: Figure 1. Maximum Negative Overshoot
1. Minimum DC voltage on input or I/O pins is –0.5 V. During Waveform
voltage transitions, input at I/O pins may overshoot VSS to
–2.0 V for periods of up to 20 ns. See Figure 13.
Maximum DC voltage on output and I/O pins is 3.6 V.
During voltage transitions output pins may overshoot to 20 ns
VCC + 2.0 V for periods up to 20 ns. See Figure 14. VCC
2. Minimum DC input voltage on pins A9, OE#, and RESET# +2.0 V
is -0.5 V. During voltage transitions, A9, OE#, and VCC
RESET# may overshoot VSS to –2.0 V for periods of up +0.5 V
to 20 ns. See Figure 13. Maximum DC input voltage on
2.0 V
pin A9 and OE# is +13.0 V which may overshoot to 14.0
V for periods up to 20 ns. 20 ns 20 ns
3. No more than one output may be shorted to ground at a
time. Duration of the short circuit should not be greater
than one second. Figure 2. Maximum Positive Overshoot
Waveform
4. Stresses above those listed under “Absolute Maximum
Ratings” may cause permanent damage to the device.
This is a stress rating only; functional operation of the de-
vice at these or any other conditions above those indi-
cated in the operational sections of this data sheet is not
implied. Exposure of the device to absolute maximum rat-
ing conditions for extended periods may affect device reli-
ability.

OPERATING RANGES
Industrial (I) Devices
Ambient Temperature (TA) . . . . . . . . . –40°C to +85°C
Extended (E) Devices
Ambient Temperature (TA) . . . . . . . . –40°C to +125°C
VCC Supply Voltages
VCC for regulated voltage range. . . . . . 2.5 V to 2.75 V
VIO Supply Voltages
VIO . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.65 V to 2.75 V
Operating ranges define those limits between which the
functionality of the device is guaranteed.

Am29BDD160G Known Good Die—Die Revision 1 11


S U P P L E M E N T

PHYSICAL SPECIFICATIONS MANUFACTURING INFORMATION


Die dimensions . . . . . . . . . . . . . . . 179 mils x 295mils Manufacturing . . . . . . . . . . . . . . . . . . . . . . . . . . . FASL
. . . . . . . . . . . . . . . . . . . . . . . . . . 4.54 mm x 7.50 mm Test . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . KYEC
Die Thickness. . . . . . . . . . . . . . . . . . . . . . . . . .500 µm Manufacturing ID (Top Boot) . . . . . . . . . . . . .98P03AK
Bond Pad Size . . . . . . . . . . . . . . 3.43 mils x 3.43 mils (Bottom Boot). . . . . . . . 98P03ABK
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87 µm x 87 µm
Preparation for Shipment . . . . . . . . Penang, Malaysia
Pad Area Free of Passivation . . . . . . . . .264.72 mils2
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6,724 µm2 Fabrication Process . . . . . . . . . . . . . . . . . . . CS59LS

Pads Per Die . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .76 Die Revision . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1

Bond Pad Metalization . . . . . . . . . . . . . . . . . . . . Al/Cu


Die Backside . . . . . . . . . . . . . . . . . . . . . . . . No metal, SPECIAL HANDLING INSTRUCTIONS
may be grounded (optional)
Processing
Passivation . . . . . . . . . . . . . . . . . . . . . . . SiN/SOG/SiN
Do not expose KGD products to ultraviolet light or
process them at temperatures greater than 250°C.
DC OPERATING CONDITIONS Failure to adhere to these handling instructions will
result in irreparable damage to the devices. For best
VCC (Supply Voltage) . . . . . . . . . . . . . . 2.5 V to 2.75 V
yield, AMD recommends assembly in a Class 10K
Operating Temperature clean room with 30% to 60% relative humidity.
Industrial . . . . . . . . . . . . . . . . . . . –40°C to +85°C
Storage
Extended . . . . . . . . . . . . . . . . . –40°C to +125°C
Super Extended . . . . . . . . . . . . –40°C to +145°C Store at a maximum temperature of 30°C in a nitrogen-
VIO Supply Voltages purged cabinet or vacuum-sealed bag. Observe all
VIO . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.65 V to 2.75 V standard ESD handling procedures.

12 Am29BDD160G Known Good Die—Die Revision 1


S U P P L E M E N T

DC CHARACTERISTICS
FOR KGD DEVICES AT 145°C
CMOS Compatible
Parameter Description Test Conditions Min Typ Max Unit

VCC Active Asynchronous Read


ICC1 Current CE# = VIL, OE# = VIL 1 MHz 25 50 mA

VCC = VCCmax, CE# = VCC ±


ICC5 (Note 1) VCC Standby Current (CMOS) 15 250 µA
0.3 V

ICC7 (Note 1) VCC Reset Current Reset = VIL 250 µA


VIH = VCC ± 0.3 V, VIL = VSS
ICC8 (Note 1) Automatic Sleep Mode Current 250 µA
± 0.3 V
Notes:
1. Current maximum has been significantly increased (x27) from KGD Supplement Revision A, Amendment 1, dated April 21,
2003.
2. The ICC current listed includes both the DC operating current and the frequency dependent component.

AC CHARACTERISTICS
Erase/Program Operation – KGD Devices
at 145°C
Parameter Description All Speed Options Unit

JEDEC Std

tDH Data Hold from WE# Rising Edge min 2 ns

Alternate CE# Controlled Erase/Program


Operation – KGD Devices at 145°C
Parameter Description All Speed Options Unit

JEDEC Std

tDH Data Hold from WE# Rising Edge min 2 ns

Am29BDD160G Known Good Die—Die Revision 1 13


S U P P L E M E N T

TERMS AND CONDITIONS OF SALE FOR specified location. The aforementioned provisions do
AMD NON-VOLATILE MEMORY DIE not extend the original limited warranty period of any
Die or Wafer(s) that has either been replaced by AMD.
All transactions relating to unpackaged die under this
agreement shall be subject to AMD’s standard terms THIS LIMITED WARRANTY IS EXPRESSED IN LIEU
and conditions of sale, or any revisions thereof, which OF ALL OTHER WARRANTIES, EXPRESSED OR
revisions AMD reserves the right to make at any time IMPLIED, INCLUDING THE IMPLIED WARRANTY OF
and from time to time. In the event of conflict between FITNESS FOR A PARTICULAR PURPOSE, THE
the provisions of AMD’s standard terms and conditions IMPLIED WARRANTY OF MERCHANTABILITY OR
of sale and this agreement, the terms of this agreement NONINFRINGEMENT AND OF ALL OTHER OBLIGA-
shall be controlling. TIONS OR LIABILITIES ON AMD's PART, AND IT
NEITHER ASSUMES NOR AUTHORIZES ANY
AMD warrants its manufactured unpackaged die OTHER PERSON TO ASSUME FOR AMD ANY
whether shipped to customer in individual dice or wafer OTHER LIABILITIES. THE FOREGOING CONSTI-
form ("Known Good Die," "KGD", "Die," "Known Good TUTES THE BUYER'S SOLE AND EXCLUSIVE
Wafer", "KGW", or Wafer(s)) will meet AMD's published REMEDY FOR THE FURNISHING OF DEFECTIVE
specifications and against defective materials or work- OR NON CONFORMING KNOWN GOOD DIE OR
manship for a period of one (1) year from date of ship- KNOWN GOOD WAFER(S) AND AMD SHALL NOT IN
ment. ANY EVENT BE LIABLE FOR INCREASED MANU-
This limited warranty does not extend beyond the first FAC T U R I N G C O S T S , D OW N T I M E C O S T S ,
purchaser of said Die or Wafer(s). DAMAGES RELATING TO BUYER'S PROCURE-
MENT OF SUBSTITUTE DIE OR WAFER(S) (i.e.,
Buyer assumes full responsibility to ensure compliance "COST OF COVER"), LOSS OF PROFITS, REVE-
with the appropriate handling, assembly and pro- N U E S O R G O O DW I L L , L O S S O F U S E O F
cessing of KGD or KGW (including but not limited to ORDAMAGE TO ANY ASSOCIATED EQUIPMENT,
proper Die preparation, Die attach, backgrinding, sin- OR ANY OTHER INDIRECT, INCIDENTAL, SPECIAL
gulation, wire bonding and related assembly and test OR CONSEQUENTIAL DAMAGES BY REASON OF
activities), and compliance with all guidelines set forth THE FACT THAT SUCH KNOWN GOOD DIE OR
in AMD's specifications for KGD or KGW, and AMD KNOWN GOOD WAFER(S) SHALL HAVE BEEN
assumes no responsibility for environmental effects on DETERMINED TO BE DEFECTIVE OR NON CON-
KGD or KGW or for any activity of Buyer or a third party FORMING.
that damages the Die or Wafer(s) due to improper use,
abuse, negligence, improper installation, improper Buyer agrees that it will make no warranty representa-
backgrinding, improper singulation, accident, loss, tions to its customers which exceed those given by
damage in transit, or unauthorized repair or alteration AMD to Buyer unless and until Buyer shall agree to
by a person or entity other than AMD ("Limited War- indemnify AMD in writing for any claims which exceed
ranty Exclusions") AMD's limited warranty. Known Good Die or Known
Good Wafer(s) are not designed or authorized for use
The liability of AMD under this limited warranty is lim- as components in life support appliances, devices or
ited, at AMD's option, solely to repair the Die or systems where malfunction of the Die or Wafer(s) can
Wafer(s), to send replacement Die or Wafer(s), or to reasonably be expected to result in a personal injury.
make an appropriate credit adjustment or refund in an Buyer's use of Known Good Die or Known Good
amount not to exceed the original purchase price actu- Wafer(s) for use in life support applications is at Buyer's
ally paid for the Die or Wafer(s) returned to AMD, pro- own risk and Buyer agrees to fully indemnify AMD for
vided that: (a) AMD is promptly notified by Buyer in any damages resulting in such use or sale.
writing during the applicable warranty period of any
defect or nonconformity in the Die or Wafer(s); (b) Known Good Die or Known Good Wafer are not
Buyer obtains authorization from AMD to return the designed or authorized for use as components in life
defective Die or Wafer(s); (c) the defective Die or support appliances, devices or systems where mal-
Wafer(s) is returned to AMD by Buyer in accordance function of the die or wafer can reasonably be expected
with AMD's shipping instructions set forth below; and to result in a personal injury. Buyer's use of Known
(d) Buyer shows to AMD's satisfaction that such Good Die or Known Good Wafer for use in life support
alleged defect or nonconformity actually exists and was applications is at Buyer's own risk and Buyer agrees to
not caused by any of the above-referenced Warranty fully indemnify AMD for any damages resulting in such
Exclusions. Buyer shall ship such defective Die or use or sale.
Wafer(s) to AMD via AMD's carrier, collect. Risk of loss
will transfer to AMD when the defective Die or Wafer(s)
is provided to AMD's carrier. If Buyer fails to adhere to
these warranty returns guidelines, Buyer shall assume
all risk of loss and shall pay for all freight to AMD's

14 Am29BDD160G Known Good Die—Die Revision 1


S U P P L E M E N T

REVISION SUMMARY
Revision A (December 10, 2002) Alternate CE# Controlled Erase/Program Operation:
changed tDH speed to 2 ns.
Initial release.
Terms and Conditions of sale for AMD Non-volatile
Revision A + 1 (April 21, 2003) memory die
Distinctive Characteristics Revised text following first paragraph.
Architectural Advantages, Single power supply opera-
tion: changed 2.7 Volt to 2.75 Volt. Revision A + 2 (May 9, 2003)
Performance Characteristics
Performance Characteristics, Ultra low power con-
sumption: changed Standby mode: CMOS to 60 µA Ultra low power consumption: changed Standby mode:
max. CMOS to 250 µA

Product Selector Guide Product Selector Guide


Removed Min Initial Clock Delay Changed tACC for 65A (40 MHz) to 67 ns.

Absolute Maximum Ratings AC Characteristics for KGD Devices at 145C, CMOS


Compatible
Added this new section.
Changed ICC5 Max to 250, Added ICC7, ICC8, added
DC Operating Conditions Note 1.
Changed VCC from 2.5 V – 2.7 V to 2.5 V – 2.75 V.
Revision A + 3 (July 16, 2003)
Added VIO Supply Voltages.
Pad Description table
AC Characteristics Pads Relative to VCC: Corrected signal names for pads
CMOS Compatible: changed ICC5 Max to 60 µA. 35 to 51.
Erase/Program Operation: changed tDH speed to 2 ns.

Trademarks

Copyright © 2003 Advanced Micro Devices, Inc. All rights reserved.


AMD, the AMD logo, and combinations thereof are registered trademarks of Advanced Micro Devices, Inc.
Product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

Am29BDD160G Known Good Die—Die Revision 1 15

You might also like