DM74LS164 8-Bit Serial In/Parallel Out Shift Register: General Description Features

DM74LS164 8-Bit Serial In/Parallel Out Shift Register
August 1986 Revised April 2000

General Description
These 8-bit shift registers feature gated serial inputs and an asynchronous clear. A low logic level at either input inhibits entry of the new data, and resets the first flip-flop to the low level at the next clock pulse, thus providing complete control over incoming data. A high logic level on either input enables the other input, which will then determine the state of the first flip-flop. Data at the serial inputs may be changed while the clock is HIGH or LOW, but only information meeting the setup and hold time requirements will be entered. Clocking occurs on the LOW-to-HIGH level transition of the clock input. All inputs are diode-clamped to minimize transmission-line effects.
Features
s Gated (enable/disable) serial inputs s Fully buffered clock and serial inputs s Asynchronous clear s Typical clock frequency 36 MHz s Typical power dissipation 80 mW
Ordering Code:
Order Number DM74LS164M DM74LS164N Package Number M14A N14A Package Description 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter X to the ordering code.
Connection Diagram
Function Table
Inputs Clear L H H H H Clock X L A X X H L X B X X H X L QA L QA0 H L L Outputs QB L QB0 QAn QAn QAn ... ... ... ... ... ... QH L QH0 QGn QGn QGn
H = HIGH Level (steady state) L = LOW Level (steady state) X = Don't Care (any input, including transitions) = Transition from LOW-to-HIGH level QA0, QB0, QH0 = The level of QA, QB, or QH, respectively, before the indicated steady-state input conditions were established. QAn, QGn = The level of QA or QG before the most recent transition of the clock; indicates a one-bit shift.
2000 Fairchild Semiconductor Corporation
DS006398
www.fairchildsemi.com
DM74LS164
Logic Diagram
Timing Diagram
DM74LS164
Absolute Maximum Ratings(Note 1)

Supply Voltage Input Voltage Operating Free Air Temperature Range Storage Temperature Range 7V 7V 0C to +70C 65C to +150C
Note 1: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The Recommended Operating Conditions tables will define the conditions for actual device operation.
Recommended Operating Conditions

Symbol VCC VIH VIL IOH IOL fCLK tW tSU tH tREL TA Supply Voltage HIGH Level Input Voltage LOW Level Input Voltage HIGH Level Output Current LOW Level Output Current Clock Frequency (Note 2) Pulse Width (Note 2) Data Setup Time (Note 2) Data Hold Time (Note 2) Clear Release Time (Note 2) Free Air Operating Temperature Clock Clear 0 20 20 17 5 30 0 70 Parameter Min 4.75 2 0.8 0.4 8 25 Nom 5 Max 5.25 Units V V V mA mA MHz ns ns ns ns C
Note 2: TA = 25C and VCC = 5V.
Electrical Characteristics
over recommended operating free air temperature range (unless otherwise noted) Symbol VI VOH VOL Parameter Input Clamp Voltage HIGH Level Output Voltage LOW Level Output Voltage II IIH IIL IOS ICC Input Current @ Max Input Voltage HIGH Level Input Current LOW Level Input Current Short Circuit Output Current Supply Current Conditions VCC = Min, II = 18 mA VCC = Min, IOH = Max VIL = Max, VIH = Min VCC = Min, IOL = Max VIL = Max, VIH = Min IOL = 4 mA, VCC = Min VCC = Max, VI = 7V VCC = Max, VI = 2.7V VCC = Max, VI = 0.4V VCC = Max (Note 4) VCC = Max (Note 5) 20 16 2.7 3.4 0.35 0.25 0.5 0.4 0.1 20 0.4 100 27 mA A mA mA mA Min Typ (Note 3) Max 1.5 Units V V
Note 3: All typicals are at VCC = 5V, TA = 25C. Note 4: Not more than one output should be shorted at a time, and the duration should not exceed one second. Note 5: ICC is measured with all outputs OPEN, the SERIAL input grounded, the CLOCK input at 2.4V, and a momentary ground, then 4.5V, applied to the CLEAR input.
Switching Characteristics
at VCC = 5V and TA = 25C From (Input) Symbol fMAX tPLH tPHL tPHL Parameter Maximum Clock Frequency Propagation Delay Time LOW-to-HIGH Level Output Propagation Delay Time HIGH-to-LOW Level Output Propagation Delay Time HIGH-to-LOW Level Output Clock to Output Clock to Output Clear to Output To (Output) CL = 15 pF Min 25 27 32 36 30 40 45 Max RL = 2 k CL = 50 pF Min Max MHz ns ns ns Units
DM74LS164
Physical Dimensions inches (millimeters) unless otherwise noted
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow Package Number M14A
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N14A
Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications. LIFE SUPPORT POLICY FAIRCHILDS PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. 5 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com

DM74LS164 8-Bit Serial In/Parallel Out Shift Register: General Description Features

Uploaded by

Copyright:

Available Formats

DM74LS164 8-Bit Serial In/Parallel Out Shift Register: General Description Features

Uploaded by

Document Information

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

DM74LS164 8-Bit Serial In/Parallel Out Shift Register: General Description Features

Uploaded by

Copyright:

Available Formats

DM74LS164 8-Bit Serial In/Parallel Out Shift Register

August 1986 Revised April 2000

DM74LS164 8-Bit Serial In/Parallel Out Shift Register

2000 Fairchild Semiconductor Corporation

Absolute Maximum Ratings(Note 1)

Recommended Operating Conditions

Note 2: TA = 25C and VCC = 5V.

Physical Dimensions inches (millimeters) unless otherwise noted

DM74LS164 8-Bit Serial In/Parallel Out Shift Register

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

You might also like