Product Order Technical Tools & Support &

Folder Now Documents Software Community

MAX232, MAX232I
SLLS047M – FEBRUARY 1989 – REVISED NOVEMBER 2014

MAX232x Dual EIA-232 Drivers/Receivers

1 Features 3 Description
1• Meets or Exceeds TIA/EIA-232-F and ITU The MAX232 device is a dual driver/receiver that
Recommendation V.28 includes a capacitive voltage generator to supply
TIA/EIA-232-F voltage levels from a single 5-V
• Operates From a Single 5-V Power Supply With supply. Each receiver converts TIA/EIA-232-F inputs
1.0-µF Charge-Pump Capacitors to 5-V TTL/CMOS levels. These receivers have a
• Operates up to 120 kbit/s typical threshold of 1.3 V, a typical hysteresis of 0.5
• Two Drivers and Two Receivers V, and can accept ±30-V inputs. Each driver converts
TTL/CMOS input levels into TIA/EIA-232-F levels.
• ±30-V Input Levels
• Low Supply Current: 8 mA Typical Device Information(1)
• ESD Protection Exceeds JESD 22 ORDER NUMBER PACKAGE (PIN) BODY SIZE

– 2000-V Human-Body Model (A114-A) SOIC (16) 9.90 mm × 3.91 mm

SOIC (16) 10.30 mm × 7.50 mm
• Upgrade With Improved ESD (15-kV HBM) and MAX232x
PDIP (16) 19.30 mm × 6.35 mm
0.1-µF Charge-Pump Capacitors is Available With
SOP (16) 10.3 mm × 5.30 mm
the MAX202 Device
(1) For all available packages, see the orderable addendum at
the end of the datasheet.
2 Applications
• TIA/EIA-232-F
• Battery-Powered Systems
• Terminals
• Modems
• Computers

4 Simplified Schematic

5V POWER

2 2 TOUT
TIN TX
RS232

2 2 RIN
ROUT RX RS232

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
MAX232, MAX232I
SLLS047M – FEBRUARY 1989 – REVISED NOVEMBER 2014 www.ti.com

Table of Contents
1 Features .................................................................. 1 9.1 Overview ................................................................... 9
2 Applications ........................................................... 1 9.2 Functional Block Diagram ......................................... 9
3 Description ............................................................. 1 9.3 Feature Description................................................... 9
9.4 Device Functional Modes.......................................... 9
4 Simplified Schematic............................................. 1
5 Revision History..................................................... 2 10 Application and Implementation........................ 10
10.1 Application Information.......................................... 10
6 Pin Configuration and Functions ......................... 3
10.2 Typical Application ................................................ 10
7 Specifications......................................................... 4
11 Power Supply Recommendations ..................... 11
7.1 Absolute Maximum Ratings ..................................... 4
7.2 Handling Ratings....................................................... 4 12 Layout................................................................... 11
12.1 Layout Guidelines ................................................. 11
7.3 Recommended Operating Conditions ...................... 4
12.2 Layout Example .................................................... 11
7.4 Thermal Information .................................................. 4
7.5 Electrical Characteristics –– Device ......................... 4 13 Device and Documentation Support ................. 12
7.6 Electrical Characteristics –– Driver ........................... 5 13.1 Related Links ........................................................ 12
7.7 Electrical Characteristics –– Receiver ..................... 5 13.2 Trademarks ........................................................... 12
7.8 Switching Characteristics ......................................... 5 13.3 Electrostatic Discharge Caution ............................ 12
7.9 Typical Characteristics .............................................. 6 13.4 Glossary ................................................................ 12
8 Parameter Measurement Information .................. 7 14 Mechanical, Packaging, and Orderable
Information ........................................................... 12
9 Detailed Description .............................................. 9

5 Revision History
Changes from Revision L (March 2004) to Revision M Page

• Removed Ordering Information table. .................................................................................................................................... 1

• Added Handling Rating table, Feature Description section, Device Functional Modes, Application and
Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation
Support section, and Mechanical, Packaging, and Orderable Information section................................................................ 1
• Moved Tstg to Handling Ratings table. .................................................................................................................................... 4

2 Submit Documentation Feedback Copyright © 1989–2014, Texas Instruments Incorporated

Product Folder Links: MAX232

 MAX232, MAX232I
www.ti.com SLLS047M – FEBRUARY 1989 – REVISED NOVEMBER 2014

6 Pin Configuration and Functions

Top View
MAX232 . . . D, DW, N, OR NS PACKAGE
MAX232I . . . D, DW, OR N PACKAGE
(TOP VIEW)

C1+ 1 16 VCC
VS+ 2 15 GND
C1− 3 14 T1OUT
C2+ 4 13 R1IN
C2− 5 12 R1OUT
VS− 6 11 T1IN
T2OUT 7 10 T2IN
R2IN 8 9 R2OUT

Pin Functions
PIN
TYPE DESCRIPTION
NAME NO.
C1+ 1 — Positive lead of C1 capacitor
VS+ 2 O Positive charge pump output for storage capacitor only
C1- 3 — Negative lead of C1 capacitor
C2+ 4 — Positive lead of C2 capacitor
C2- 5 — Negative lead of C2 capacitor
VS- 6 O Negative charge pump output for storage capacitor only
T2OUT, T1OUT 7, 14 O RS232 line data output (to remote RS232 system)
R2IN, R1IN 8, 13 I RS232 line data input (from remote RS232 system)
R2OUT, R1OUT 9, 12 O Logic data output (to UART)
T2IN, T1IN 10, 11 I Logic data input (from UART)
GND 15 — Ground
VCC 16 — Supply Voltage, Connect to external 5V power supply

Copyright © 1989–2014, Texas Instruments Incorporated Submit Documentation Feedback 3

Product Folder Links: MAX232
MAX232, MAX232I
SLLS047M – FEBRUARY 1989 – REVISED NOVEMBER 2014 www.ti.com

7 Specifications
7.1 Absolute Maximum Ratings (1)
over operating free-air temperature range (unless otherwise noted)
MIN MAX UNIT
VCC Input Supply voltage range (2) –0.3 6 V
VS+ Positive output supply voltage range VCC – 0.3 15 V
VS– Negative output supply voltage range –0.3 –15 V
T1IN, T2IN –0.3 VCC + 0.3
VI Input voltage range V
R1IN, R2IN ±30
T1OUT, T2OUT VS– – 0.3 VS+ + 0.3
VO Output voltage range V
R1OUT, R2OUT –0.3 VCC + 0.3
Short-circuit duration T1OUT, T2OUT Unlimited
TJ Operating virtual junction temperature 150 °C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating
Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltages are with respect to network GND.

7.2 Handling Ratings

MIN MAX UNIT
Tstg Storage temperature range -65 150 °C
Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all 0 2000
pins (1)
V(ESD) Electrostatic discharge V
Charged device model (CDM), per JEDEC specification 0 1000
JESD22-C101, all pins (2)

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

MIN NOM MAX UNIT
VCC Supply voltage 4.5 5 5.5 V
VIH High-level input voltage (T1IN,T2IN) 2 V
VIL Low-level input voltage (T1IN, T2IN) 0.8 V
R1IN,
Receiver input voltage ±30 V
R2IN
MAX232 0 70
TA Operating free-air temperature °C
MAX232I –40 85

7.4 Thermal Information

MAX232xD MAX232xDW MAX232xN MAX232xNS
THERMAL METRIC (1) SOIC SOIC wide PDIP SOP UNIT
16 PINS 16 PINS 16 PINS 16 PINS
RθJA Junction-to-ambient thermal resistance 73 57 67 64 °C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

7.5 Electrical Characteristics –– Device

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 6)
PARAMETER TEST CONDITIONS (1) MIN TYP (2) MAX UNIT
ICC Supply current VCC = 5.5V, all outputs open, TA = 25°C 8 10 mA

(1) Test conditions are C1–C4 = 1 μF at VCC = 5 V ± 0.5 V

(2) All typical values are at VCC = 5 V, and TA = 25°C.

4 Submit Documentation Feedback Copyright © 1989–2014, Texas Instruments Incorporated

Product Folder Links: MAX232

 MAX232, MAX232I
www.ti.com SLLS047M – FEBRUARY 1989 – REVISED NOVEMBER 2014

7.6 Electrical Characteristics –– Driver

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER TEST CONDITIONS (1) MIN TYP (2) MAX UNIT
VOH High-level output voltage T1OUT, T2OUT RL = 3 kΩ to GND 5 7 V
VOL Low-level output voltage (3) T1OUT, T2OUT RL = 3 kΩ to GND –7 –5 V
rO Output resistance T1OUT, T2OUT VS+ = VS– = 0, VO = ±2 V 300 Ω
IOS (4) Short-circuit output current T1OUT, T2OUT VCC = 5.5 V, VO = 0 V ±10 mA
IIS Short-circuit input current T1IN, T2IN VI = 0 200 µA

(1) Test conditions are C1–C4 = 1 μF at VCC = 5 V ± 0.5 V

(2) All typical values are at VCC = 5 V, TA = 25°C.
(3) The algebraic convention, in which the least-positive (most negative) value is designated minimum, is used in this data sheet for logic
voltage levels only.
(4) Not more than one output should be shorted at a time.

7.7 Electrical Characteristics –– Receiver

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER TEST CONDITIONS (1) MIN TYP (2) MAX UNIT
VOH High-level output voltage R1OUT, R2OUT IOH = –1 mA 3.5 V
VOL Low-level output voltage (3) R1OUT, R2OUT IOL = 3.2 mA 0.4 V
Receiver positive-going input threshold
VIT+ R1IN, R2IN VCC = 5 V, TA = 25°C 1.7 2.4 V
voltage
Receiver negative-going input threshold
VIT– R1IN, R2IN VCC = 5 V, TA = 25°C 0.8 1.2 V
voltage
Vhys Input hysteresis voltage R1IN, R2IN VCC = 5 V 0.2 0.5 1 V
rI Receiver input resistance R1IN, R2IN VCC = 5 V, TA = 25°C 3 5 7 kΩ

(1) Test conditions are C1–C4 = 1 μF at VCC = 5 V ± 0.5 V.

(2) All typical values are at VCC = 5 V, TA = 25°C.
(3) The algebraic convention, in which the least-positive (most negative) value is designated minimum, is used in this data sheet for logic
voltage levels only.

7.8 Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER TEST CONDITIONS (1) MIN TYP (1) MAX UNIT
SR Driver slew rate RL = 3 kΩ to 7 kΩ, see Figure 4 30 V/μs
SR(t) Driver transition region slew rate see Figure 5 3 V/μs
Data rate One TOUT switching 120 kbit/s
Receiver propagation delay time,
tPLH®) TTL load, see Figure 3 500 ns
low- to high-level output
Receiver propagation delay time,
tPHL®) TTL load, see Figure 3 500 ns
high- to low-level output

(1) Test conditions are C1–C4 = 1 μF at VCC = 5 V ± 0.5 V.

Copyright © 1989–2014, Texas Instruments Incorporated Submit Documentation Feedback 5

Product Folder Links: MAX232
MAX232, MAX232I
SLLS047M – FEBRUARY 1989 – REVISED NOVEMBER 2014 www.ti.com

7.9 Typical Characteristics

10 12
9 11 TIN
8 10 TOUT (to RIN)
7 9 ROUT
6 8
5 7
4 6
3
2 5

Voltage (V)
Voltage (V)

1 4
0 3
±1 2
±2 1
±3 0
±4 ±1
±5 ±2
±6 ±3
±7 ±4
±8
±9 VOL ±5
±10 ±6
±11 VOH ±7
±12 ±8
1 2 3 4 5 6 7 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18
Load resistance (k ) C001 Time ( s) C001

Figure 1. TOUT VOH & VOL vs Load Resistance, Both Figure 2. Driver to Receiver Loopback Timing Waveform
Drivers Loaded

6 Submit Documentation Feedback Copyright © 1989–2014, Texas Instruments Incorporated

Product Folder Links: MAX232

 MAX232, MAX232I
www.ti.com SLLS047M – FEBRUARY 1989 – REVISED NOVEMBER 2014

8 Parameter Measurement Information

VCC

R1OUT RL = 1.3 kΩ
R1IN
or
or
Pulse R2OUT See Note C
R2IN
Generator
(see Note A)

CL = 50 pF
(see Note B)

TEST CIRCUIT

≤10 ns ≤10 ns

3V
90% 90%
Input 50% 50%
10% 10%
0V
500 ns
tPLH
tPHL
VOH
Output 1.5 V 1.5 V
VOL
WAVEFORMS
A. The pulse generator has the following characteristics: ZO = 50 Ω, duty cycle ≤ 50%.
B. CL includes probe and jig capacitance.
C. All diodes are 1N3064 or equivalent.

Figure 3. Receiver Test Circuit and Waveforms for tPHL and tPLH Measurements

Copyright © 1989–2014, Texas Instruments Incorporated Submit Documentation Feedback 7

Product Folder Links: MAX232
MAX232, MAX232I
SLLS047M – FEBRUARY 1989 – REVISED NOVEMBER 2014 www.ti.com

Parameter Measurement Information (continued)

T1IN or T2IN T1OUT or T2OUT
Pulse
Generator EIA-232 Output
(see Note A)
CL = 10 pF
RL
(see Note B)

TEST CIRCUIT
≤10 ns ≤10 ns
3V
90% 90%
Input 50% 50%
10% 10%
0V
5 µs
tPLH
tPHL

90% VOH
90%
Output
10% 10%
VOL
tTHL tTLH

0.8 (V –V ) 0.8 (V –V )
OH OL OL OH
SR = or
t t
TLH THL
WAVEFORMS
A. The pulse generator has the following characteristics: ZO = 50 Ω, duty cycle ≤ 50%.
B. CL includes probe and jig capacitance.

Figure 4. Driver Test Circuit and Waveforms for tPHL and tPLH Measurements (5-μs Input)

Pulse
Generator EIA-232 Output
(see Note A)
3 kΩ CL = 2.5 nF

TEST CIRCUIT

≤10 ns ≤10 ns
Input
90% 90%
10% 1.5 V 1.5 V 10%
20 µs
tTLH
tTHL

VOH
3V 3V
Output
−3 V −3 V
VOL

6V
SR =
t or t
THL TLH

WAVEFORMS
A. The pulse generator has the following characteristics: ZO = 50 Ω, duty cycle ≤ 50%.

Figure 5. Test Circuit and Waveforms for tTHL and tTLH Measurements (20-μs Input)

8 Submit Documentation Feedback Copyright © 1989–2014, Texas Instruments Incorporated

Product Folder Links: MAX232

 MAX232, MAX232I
www.ti.com SLLS047M – FEBRUARY 1989 – REVISED NOVEMBER 2014

9 Detailed Description

9.1 Overview
The MAX232 device is a dual driver/receiver that includes a capacitive voltage generator using four capacitors to
supply TIA/EIA-232-F voltage levels from a single 5-V supply. Each receiver converts TIA/EIA-232-F inputs to 5-
V TTL/CMOS levels. These receivers have a typical threshold of 1.3 V, a typical hysteresis of 0.5 V, and can
accept ±30-V inputs. Each driver converts TTL/CMOS input levels into TIA/EIA-232-F levels. The driver, receiver,
and voltage-generator functions are available as cells in the Texas Instruments LinASIC™ library. Outputs are
protected against shorts to ground.

9.2 Functional Block Diagram

5V POWER

2 2 TOUT
TIN TX
RS232

2 2 RIN
ROUT RX RS232

9.3 Feature Description

9.3.1 Power
The power block increases and inverts the 5V supply for the RS232 driver using a charge pump that requires
four 1-µF external capacitors.

9.3.2 RS232 Driver

Two drivers interface standard logic level to RS232 levels. Internal pull up resistors on TIN inputs ensures a high
input when the line is high impedance.

9.3.3 RS232 Receiver

Two receivers interface RS232 levels to standard logic levels. An open input will result in a high output on ROUT.

9.4 Device Functional Modes

9.4.1 VCC powered by 5V
The device will be in normal operation.

9.4.2 VCC unpowered

When MAX232 is unpowered, it can be safely connected to an active remote RS232 device.

Table 1. Function Table Each Driver (1)

INPUT OUTPUT
TIN TOUT
L H
H L

(1) H = high level, L = low level, X = irrelevant, Z = high impedance

Copyright © 1989–2014, Texas Instruments Incorporated Submit Documentation Feedback 9

Product Folder Links: MAX232
MAX232, MAX232I
SLLS047M – FEBRUARY 1989 – REVISED NOVEMBER 2014 www.ti.com

Table 2. Function Table Each Receiver (1)

INPUTS OUTPUT
RIN ROUT
L H
H L
Open H

(1) H = high level, L = low level, X = irrelevant, Z = high impedance (off),

Open = disconnected input or connected driver off

10 Application and Implementation

NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.

10.1 Application Information

For proper operation add capacitors as shown in Figure 6. Pins 9 through 12 connect to UART or general
purpose logic lines. EIA-232 lines will connect to a connector or cable.

10.2 Typical Application

5V

+
CBYPASS = 1 µF
−
16
C3† 1 µF
VCC
1 2
C1+ 8.5 V
C1 1 µF 3 VS+
C1−
4 6
VS− −8.5 V
C2+
C2 1 µF 5 C4 1 µF
C2− +

11 14
EIA-232 Output
From CMOS or TTL
10 7
EIA-232 Output
12 13
EIA-232 Input
To CMOS or TTL
9 8
EIA-232 Input
0V
15

GND
† C3 can be connected to VCC or GND.
NOTES: A. Resistor values shown are nominal.
B. Nonpolarized ceramic capacitors are acceptable. If polarized tantalum or electrolytic capacitors are used, they should be
connected as shown. In addition to the 1-µF capacitors shown, the MAX202 can operate with 0.1-µF capacitors.

Figure 6. Typical Operating Circuit

10.2.1 Design Requirements

• VCC minimum is 4.5 V and maximum is 5.5 V.
• Maximum recommended bit rate is 120 kbps.

10.2.2 Detailed Design Procedure

Use 1 uF tantalum or ceramic capacitors.

10 Submit Documentation Feedback Copyright © 1989–2014, Texas Instruments Incorporated

Product Folder Links: MAX232

 MAX232, MAX232I
www.ti.com SLLS047M – FEBRUARY 1989 – REVISED NOVEMBER 2014

Typical Application (continued)

10.2.3 Application Curves

10 12
9 11 TIN
8 10 TOUT (to RIN)
7 9 ROUT
6 8
5 7
4 6
3
2 5

Voltage (V)
Voltage (V)

1 4
0 3
±1 2
±2 1
±3 0
±4 ±1
±5 ±2
±6 ±3
±7 ±4
±8
±9 VOL ±5
±10 ±6
±11 VOH ±7
±12 ±8
1 2 3 4 5 6 7 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18
Load resistance (k ) C001 Time ( s) C001

Figure 7. TOUT VOH & VOL vs Load Resistance, Both Figure 8. Driver to Receiver Loopback Timing Waveform
Drivers Loaded

11 Power Supply Recommendations

The VCC voltage should be connected to the same power source used for logic device connected to TIN pins.
VCC should be between 4.5V and 5.5V.

12 Layout

12.1 Layout Guidelines

Keep the external capacitor traces short. This is more important on C1 and C2 nodes that have the fastest rise
and fall times.

12.2 Layout Example

Ground

1 C1+ VCC 16 VCC

1 µF
1 µF 1 µF
2 VS+ GND 15 Ground

3 C1- T1OUT 14

4 C2+ R1IN 13
1 µF
5 C2- R1OUT 12

Ground 6 VS- T1IN 11

1 µF
7 T2OUT T2IN 10

8 R2IN R2OUT 9

Figure 9. Layout Schematic

Copyright © 1989–2014, Texas Instruments Incorporated Submit Documentation Feedback 11

Product Folder Links: MAX232
MAX232, MAX232I
SLLS047M – FEBRUARY 1989 – REVISED NOVEMBER 2014 www.ti.com

13 Device and Documentation Support

13.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community
resources, tools and software, and quick access to sample or buy.

Table 3. Related Links

TECHNICAL TOOLS & SUPPORT &
PARTS PRODUCT FOLDER SAMPLE & BUY
DOCUMENTS SOFTWARE COMMUNITY
MAX232 Click here Click here Click here Click here Click here
MAX232I Click here Click here Click here Click here Click here

13.2 Trademarks
All trademarks are the property of their respective owners.
13.3 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.

13.4 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser based versions of this data sheet, refer to the left hand navigation.

12 Submit Documentation Feedback Copyright © 1989–2014, Texas Instruments Incorporated

Product Folder Links: MAX232

 PACKAGE OPTION ADDENDUM

www.ti.com 1-Jun-2023

PACKAGING INFORMATION

Orderable Device Status Package Type Package Pins Package Eco Plan Lead finish/ MSL Peak Temp Op Temp (°C) Device Marking Samples
(1) Drawing Qty (2) Ball material (3) (4/5)
(6)

MAX232D LIFEBUY SOIC D 16 40 RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 MAX232

MAX232DE4 LIFEBUY SOIC D 16 40 RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 MAX232
MAX232DG4 LIFEBUY SOIC D 16 40 RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 MAX232
MAX232DR ACTIVE SOIC D 16 2500 RoHS & Green NIPDAU | SN Level-1-260C-UNLIM 0 to 70 MAX232 Samples

MAX232DRE4 LIFEBUY SOIC D 16 2500 RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 MAX232
MAX232DRG4 LIFEBUY SOIC D 16 2500 RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 MAX232
MAX232DW LIFEBUY SOIC DW 16 40 RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 MAX232
MAX232DWE4 LIFEBUY SOIC DW 16 40 RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 MAX232
MAX232DWG4 LIFEBUY SOIC DW 16 40 RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 MAX232
MAX232DWR LIFEBUY SOIC DW 16 2000 RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 MAX232
MAX232DWRE4 LIFEBUY SOIC DW 16 2000 RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 MAX232
MAX232DWRG4 LIFEBUY SOIC DW 16 2000 RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 MAX232
MAX232ID ACTIVE SOIC D 16 40 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 MAX232I Samples

MAX232IDG4 ACTIVE SOIC D 16 40 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 MAX232I Samples

MAX232IDR ACTIVE SOIC D 16 2500 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 MAX232I Samples

MAX232IDW ACTIVE SOIC DW 16 40 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 MAX232I Samples

MAX232IDWG4 ACTIVE SOIC DW 16 40 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 MAX232I Samples

MAX232IDWR ACTIVE SOIC DW 16 2000 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 MAX232I Samples

MAX232IDWRE4 LIFEBUY SOIC DW 16 2000 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 MAX232I
MAX232IDWRG4 LIFEBUY SOIC DW 16 2000 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 MAX232I
MAX232IN LIFEBUY PDIP N 16 25 RoHS & Green NIPDAU N / A for Pkg Type -40 to 85 MAX232IN
MAX232INE4 LIFEBUY PDIP N 16 25 RoHS & Green NIPDAU N / A for Pkg Type -40 to 85 MAX232IN
MAX232N ACTIVE PDIP N 16 25 RoHS & Green NIPDAU N / A for Pkg Type 0 to 70 MAX232N Samples

MAX232NE4 ACTIVE PDIP N 16 25 RoHS & Green NIPDAU N / A for Pkg Type 0 to 70 MAX232N Samples

MAX232NSR ACTIVE SO NS 16 2000 RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 MAX232 Samples

Addendum-Page 1
 PACKAGE OPTION ADDENDUM

www.ti.com 1-Jun-2023

(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.

(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.

(6)
Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Addendum-Page 2
 PACKAGE MATERIALS INFORMATION

www.ti.com 1-Apr-2023

TAPE AND REEL INFORMATION

REEL DIMENSIONS TAPE DIMENSIONS

K0 P1

B0 W
Reel
Diameter
Cavity A0
A0 Dimension designed to accommodate the component width
B0 Dimension designed to accommodate the component length
K0 Dimension designed to accommodate the component thickness
W Overall width of the carrier tape
P1 Pitch between successive cavity centers

Reel Width (W1)

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

Sprocket Holes

Q1 Q2 Q1 Q2

Q3 Q4 Q3 Q4 User Direction of Feed

Pocket Quadrants

*All dimensions are nominal

Device Package Package Pins SPQ Reel Reel A0 B0 K0 P1 W Pin1
Type Drawing Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
MAX232DR SOIC D 16 2500 330.0 16.4 6.5 10.3 2.1 8.0 16.0 Q1
MAX232DR SOIC D 16 2500 330.0 16.4 6.5 10.3 2.1 8.0 16.0 Q1
MAX232DRG4 SOIC D 16 2500 330.0 16.4 6.5 10.3 2.1 8.0 16.0 Q1
MAX232DRG4 SOIC D 16 2500 330.0 16.4 6.5 10.3 2.1 8.0 16.0 Q1
MAX232DWR SOIC DW 16 2000 330.0 16.4 10.75 10.7 2.7 12.0 16.0 Q1
MAX232DWRG4 SOIC DW 16 2000 330.0 16.4 10.75 10.7 2.7 12.0 16.0 Q1
MAX232IDR SOIC D 16 2500 330.0 16.4 6.5 10.3 2.1 8.0 16.0 Q1
MAX232IDWR SOIC DW 16 2000 330.0 16.4 10.75 10.7 2.7 12.0 16.0 Q1
MAX232IDWRG4 SOIC DW 16 2000 330.0 16.4 10.75 10.7 2.7 12.0 16.0 Q1
MAX232NSR SO NS 16 2000 330.0 16.4 8.2 10.5 2.5 12.0 16.0 Q1

Pack Materials-Page 1
 PACKAGE MATERIALS INFORMATION

www.ti.com 1-Apr-2023

TAPE AND REEL BOX DIMENSIONS

Width (mm)
H
W

*All dimensions are nominal

Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
MAX232DR SOIC D 16 2500 333.2 345.9 28.6
MAX232DR SOIC D 16 2500 356.0 356.0 35.0
MAX232DRG4 SOIC D 16 2500 340.5 336.1 32.0
MAX232DRG4 SOIC D 16 2500 356.0 356.0 35.0
MAX232DWR SOIC DW 16 2000 350.0 350.0 43.0
MAX232DWRG4 SOIC DW 16 2000 350.0 350.0 43.0
MAX232IDR SOIC D 16 2500 340.5 336.1 32.0
MAX232IDWR SOIC DW 16 2000 350.0 350.0 43.0
MAX232IDWRG4 SOIC DW 16 2000 350.0 350.0 43.0
MAX232NSR SO NS 16 2000 367.0 367.0 38.0

Pack Materials-Page 2
 PACKAGE MATERIALS INFORMATION

www.ti.com 1-Apr-2023

TUBE

T - Tube
height L - Tube length

W - Tube
width

B - Alignment groove width

*All dimensions are nominal

Device Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)
MAX232D D SOIC 16 40 506.6 8 3940 4.32
MAX232D D SOIC 16 40 507 8 3940 4.32
MAX232DE4 D SOIC 16 40 507 8 3940 4.32
MAX232DE4 D SOIC 16 40 506.6 8 3940 4.32
MAX232DG4 D SOIC 16 40 507 8 3940 4.32
MAX232DG4 D SOIC 16 40 506.6 8 3940 4.32
MAX232DW DW SOIC 16 40 506.98 12.7 4826 6.6
MAX232DWE4 DW SOIC 16 40 506.98 12.7 4826 6.6
MAX232DWG4 DW SOIC 16 40 506.98 12.7 4826 6.6
MAX232ID D SOIC 16 40 507 8 3940 4.32
MAX232IDG4 D SOIC 16 40 507 8 3940 4.32
MAX232IDW DW SOIC 16 40 506.98 12.7 4826 6.6
MAX232IDWG4 DW SOIC 16 40 506.98 12.7 4826 6.6
MAX232IN N PDIP 16 25 506 13.97 11230 4.32
MAX232INE4 N PDIP 16 25 506 13.97 11230 4.32
MAX232N N PDIP 16 25 506 13.97 11230 4.32
MAX232N N PDIP 16 25 506 13.97 11230 4.32
MAX232NE4 N PDIP 16 25 506 13.97 11230 4.32
MAX232NE4 N PDIP 16 25 506 13.97 11230 4.32

Pack Materials-Page 3
 GENERIC PACKAGE VIEW
DW 16 SOIC - 2.65 mm max height
7.5 x 10.3, 1.27 mm pitch SMALL OUTLINE INTEGRATED CIRCUIT

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4224780/A

www.ti.com
 PACKAGE OUTLINE
DW0016A SCALE 1.500
SOIC - 2.65 mm max height
SOIC

10.63 SEATING PLANE

TYP
9.97
PIN 1 ID 0.1 C
A
AREA
14X 1.27
16
1

10.5 2X
10.1 8.89
NOTE 3

8
9
0.51
16X
0.31
7.6
B 0.25 C A B 2.65 MAX
7.4
NOTE 4

0.33
TYP
0.10

SEE DETAIL A
0.25
GAGE PLANE

0.3
0 -8 0.1
1.27
0.40 DETAIL A
(1.4) TYPICAL

4220721/A 07/2016

NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
5. Reference JEDEC registration MS-013.

www.ti.com
 EXAMPLE BOARD LAYOUT
DW0016A SOIC - 2.65 mm max height
SOIC

16X (2) SEE

SYMM DETAILS

1 16

16X (0.6)

SYMM

14X (1.27)

8 9

R0.05 TYP

(9.3)

LAND PATTERN EXAMPLE

SCALE:7X

SOLDER MASK SOLDER MASK METAL

METAL OPENING OPENING

0.07 MAX 0.07 MIN

ALL AROUND ALL AROUND

NON SOLDER MASK SOLDER MASK

DEFINED DEFINED

SOLDER MASK DETAILS

4220721/A 07/2016

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

www.ti.com
 EXAMPLE STENCIL DESIGN
DW0016A SOIC - 2.65 mm max height
SOIC

16X (2) SYMM

1 16

16X (0.6)

SYMM

14X (1.27)

8 9

R0.05 TYP
(9.3)

SOLDER PASTE EXAMPLE

BASED ON 0.125 mm THICK STENCIL
SCALE:7X

4220721/A 07/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
9. Board assembly site may have different recommendations for stencil design.

www.ti.com
 PACKAGE OUTLINE
NS0016A SCALE 1.500
SOP - 2.00 mm max height
SOP

8.2 SEATING PLANE

TYP
7.4
A PIN 1 ID 0.1 C
AREA
14X 1.27
16
1

10.4 2X
10.0 8.89
NOTE 3

8
9
0.51
16X
5.4 0.35
B 0.25 C A B 2.00 MAX
5.2
NOTE 4

0.15 TYP

SEE DETAIL A
0.25 0.3
GAGE PLANE 0.1

0 - 10
1.05
0.55 DETAIL A
TYPICAL
(1.25)

4220735/A 12/2021

NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.

www.ti.com
 EXAMPLE BOARD LAYOUT
NS0016A SOP - 2.00 mm max height
SOP

16X (1.85) SEE

SYMM DETAILS

1 16

16X (0.6)

SYMM

14X (1.27)

8 9

(R0.05) TYP

(7)

LAND PATTERN EXAMPLE

SCALE:7X

SOLDER MASK SOLDER MASK METAL

METAL OPENING OPENING

0.07 MAX 0.07 MIN

ALL AROUND ALL AROUND

NON SOLDER MASK SOLDER MASK

DEFINED DEFINED

SOLDER MASK DETAILS

4220735/A 12/2021

NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

www.ti.com
 EXAMPLE STENCIL DESIGN
NS0016A SOP - 2.00 mm max height
SOP

16X (1.85) SYMM

1 16

16X (0.6)

SYMM

14X (1.27)

8 9

(R0.05) TYP (7)

SOLDER PASTE EXAMPLE

BASED ON 0.125 mm THICK STENCIL
SCALE:7X

4220735/A 12/2021

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
8. Board assembly site may have different recommendations for stencil design.

www.ti.com
 IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an
application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license
is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you
will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these
resources.
TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with
such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for
TI products.
TI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2023, Texas Instruments Incorporated