Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                

Course Contents of VLSI

Download as docx, pdf, or txt
Download as docx, pdf, or txt
You are on page 1of 2

COMSATS Institute of Information Technology (CIIT) Faculty of Sciences Department of Physics

Course Title: VLSI Design Instructor: Rehan Javed E-mail Address: rehanjaveds@gmail.com

Text / Reference Books


1) Microelectronic Circuits, 5th edition, By: Sedra and Smith, 2) Digital Integrated Circuits, A design Perspective Second Edition By JAN M. RABEY (text book) Lecture Topics: 1. Overview and trends in VLSI field 2. Revision of Semiconductor Theory, Diode Ideal model and secondary effects 3. The MOSFET Transistor; Static and Dynamic Behavior, 4. Structure Capacitances, Secondary Effects 5. Inverter; The Inverter Voltage Transfer Characteristic, Noise Margins, Fan in/ Fan out, 6. Static and Dynamic Behavior, Propagation Delay, Second Order Issues, Power Consumption 7. Technology Scaling (Issue and constraints of Lambda, a Basic Photolithographic Factor) 8. Silicon Fabrication Techniques Review; Cleaning, Oxidation, Diffusion, Ion implantation, 9. -Deposition, Photolithography and Etching. 10. Design Techniques and Foundry Rules 11. Designing an NWELL Resistor in CAD-software and exhibition of all Lithographic steps 12. Designing NMOS and PMOS Transistors using all design steps (Lithography steps, CNTs, Interconnects, Metals etc) 13. A simplified example of LOCOS (LOCAL Oxidation of Silicon) Fabrication Process for CMOS Inverter 14. Designing Layouts for Combinational Logic in CMOS; NOT-gate, AND/OR gates, 15. Designing Layouts for Complex CMOS gates 16. Designing Layouts for CMOS Sequential Circuits Design, Flip/Flops, 17. Designing Layouts for Static CMOS Sequential Circuits 18. Dynamic CMOS Sequential Circuits, Dynamic CMOS Sequential Circuits, Complex CMOS sequential circuits 19. Power consumption 20. High level design; Introduction to HDL and high level planning, 21. Clocking of VLSI systems 22. Compilation/Synthesis of HDL Programs, 23. implementation constraints,

24. Cell design issues, Pseudo NMOS and pre-charged logic 25. MOS memory design, MOS decoders - gate sizing, MOS delay models, distributed RC Tree, Data-path functional units - Adders, shifters and multipliers 26. Testing, design for testability 27. Input/output issues, Pads, ESD 28. Low power design 29. IC-Packaging 30. Future Challenges of VLSI designs. After the completion of the course the student would be able; 1) 2) 3) 4) 5) To do Full custom design of the ICs, To do Semi custom design of the ICs, To understand the DRCs, Design Rules, important parameters to rule in Semiconductor industries, ICs Packaging Future Challenges in the Device designs

You might also like