P9NK60
P9NK60
P9NK60
com
STP9NK60Z - STP9NK60ZFP
STB9NK60Z - STB9NK60Z-1
N-CHANNEL 600V - 0.85Ω - 7A TO-220/FP/D2PAK/I2PAK
Zener-Protected SuperMESH™Power MOSFET
DESCRIPTION
INTERNAL SCHEMATIC DIAGRAM
The SuperMESH™ series is obtained through an
extreme optimization of ST’s well established strip-
based PowerMESH™ layout. In addition to pushing
on-resistance significantly down, special care is tak-
en to ensure a very good dv/dt capability for the
most demanding applications. Such series comple-
ments ST full range of high voltage MOSFETs in-
cluding revolutionary MDmesh™ products.
APPLICATIONS
■ HIGH CURRENT, HIGH SPEED SWITCHING
■ IDEAL FOR OFF-LINE POWER SUPPLIES,
ADAPTORS AND PFC
ORDERING INFORMATION
SALES TYPE MARKING PACKAGE PACKAGING
STP9NK60Z P9NK60Z TO-220 TUBE
STP9NK60ZFP P9NK60ZFP TO-220FP TUBE
THERMAL DATA
TO-220 TO-
D2PAK
I2PAK 220FP
Rthj-case Thermal Resistance Junction-case Max 1 4.16 °C/W
Thermal Resistance Junction-pcb Max
Rthj-pcb 30 °C/W
(When mounted on minimum Footprint)
Rthj-amb Thermal Resistance Junction-ambient Max 62.5 °C/W
Tl Maximum Lead Temperature For Soldering Purpose 300 °C
AVALANCHE CHARACTERISTICS
Symbol Parameter Max Value Unit
IAR Avalanche Current, Repetitive or Not-Repetitive 7 A
(pulse width limited by Tj max)
EAS Single Pulse Avalanche Energy 235 mJ
(starting Tj = 25 °C, ID = IAR, VDD = 50 V)
2/13
www.DataSheet4U.com
DYNAMIC
Symbol Parameter Test Conditions Min. Typ. Max. Unit
gfs (1) Forward Transconductance VDS = 15 V, ID = 3.5 A 5.3 S
Ciss Input Capacitance VDS = 25V, f = 1 MHz, VGS = 0 1110 pF
Coss Output Capacitance 135 pF
Crss Reverse Transfer 30 pF
Capacitance
Coss eq. (3) Equivalent Output VGS = 0V, VDS = 0V to 480 V 72 pF
Capacitance
SWITCHING ON
Symbol Parameter Test Conditions Min. Typ. Max. Unit
td(on) Turn-on Delay Time VDD = 300 V, ID = 3.5 A 19 ns
tr Rise Time RG = 4.7Ω VGS = 10 V 17 ns
(Resistive Load see, Figure 3)
Qg Total Gate Charge VDD = 480 V, ID = 7 A, 38 53 nC
Qgs Gate-Source Charge VGS = 10V 7 nC
Qgd Gate-Drain Charge 21 nC
SWITCHING OFF
Symbol Parameter Test Conditions Min. Typ. Max. Unit
td(off) Turn-off Delay Time VDD = 300 V, ID = 3.5 A 43 ns
tf Fall Time RG = 4.7Ω VGS = 10 V 15 ns
(Resistive Load see, Figure 3)
tr(Voff) Off-voltage Rise Time VDD = 300 V, ID = 7 A, 11 ns
tf Fall Time RG = 4.7Ω, VGS = 10V 8 ns
tc Cross-over Time (Inductive Load see, Figure 5) 20 ns
3/13
www.DataSheet4U.com
Safe Operating Area For TO-220/D2PAK/I2PAK Safe Operating Area For TO-220FP
4/13
www.DataSheet4U.com
5/13
www.DataSheet4U.com
6/13
www.DataSheet4U.com
Fig. 1: Unclamped Inductive Load Test Circuit Fig. 2: Unclamped Inductive Waveform
Fig. 3: Switching Times Test Circuit For Fig. 4: Gate Charge test Circuit
Resistive Load
7/13
www.DataSheet4U.com
mm inch
DIM.
MIN. TYP. MAX. MIN. TYP. MAX.
A 4.40 4.60 0.173 0.181
C 1.23 1.32 0.048 0.051
D 2.40 2.72 0.094 0.107
D1 1.27 0.050
E 0.49 0.70 0.019 0.027
F 0.61 0.88 0.024 0.034
F1 1.14 1.70 0.044 0.067
F2 1.14 1.70 0.044 0.067
G 4.95 5.15 0.194 0.203
G1 2.4 2.7 0.094 0.106
H2 10.0 10.40 0.393 0.409
L2 16.4 0.645
L4 13.0 14.0 0.511 0.551
L5 2.65 2.95 0.104 0.116
L6 15.25 15.75 0.600 0.620
L7 6.2 6.6 0.244 0.260
L9 3.5 3.93 0.137 0.154
DIA. 3.75 3.85 0.147 0.151
E
A
D
C
D1
L2
F1
G1
H2
G
Dia.
F
F2
L5
L9
L7
L6 L4
P011C
8/13
www.DataSheet4U.com
mm. inch
DIM.
MIN. TYP MAX. MIN. TYP. MAX.
A 4.4 4.6 0.173 0.181
B 2.5 2.7 0.098 0.106
D 2.5 2.75 0.098 0.108
E 0.45 0.7 0.017 0.027
F 0.75 1 0.030 0.039
F1 1.15 1.5 0.045 0.067
F2 1.15 1.5 0.045 0.067
G 4.95 5.2 0.195 0.204
G1 2.4 2.7 0.094 0.106
H 10 10.4 0.393 0.409
L2 16 0.630
L3 28.6 30.6 1.126 1.204
L4 9.8 10.6 .0385 0.417
L5 2.9 3.6 0.114 0.141
L6 15.9 16.4 0.626 0.645
L7 9 9.3 0.354 0.366
Ø 3 3.2 0.118 0.126
E
A
D
B
L3
L6
L7
F1
¯
F
G1
G
H
F2
1 2 3
L5
L2 L4
9/13
www.DataSheet4U.com
mm. inch
DIM.
MIN. TYP MAX. MIN. TYP. MAX.
D1 8 0.315
E 10 10.4 0.393
E1 8.5 0.334
R 0.4 0.015
V2 0º 8º
3
10/13
1
www.DataSheet4U.com
mm inch
DIM.
MIN. TYP. MAX. MIN. TYP. MAX.
A1
C2
B2
B
e
E
L1
L2 D L
P011P5/E
11/13
www.DataSheet4U.com
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the
consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from
its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications
mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information
previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or
systems without express written approval of STMicroelectronics.
© The ST logo is a registered trademark of STMicroelectronics
13/13