3D DRAM and PCMs in Processor Memory Hierarchy
Authors: 
Krishna Kavi, Stefano Pianelli, Giandomenico Pisano, Giuseppe Regina, Mike IgnatowskiAuthors Info & Claims
Krishna Kavi, Stefano Pianelli, Giandomenico Pisano, Giuseppe Regina, Mike IgnatowskiAuthors Info & ClaimsPages 183 - 195
Abstract
In this paper we describe and evaluate two possible architectures using 3D DRAMs and PCMs in the processor memory hierarchy. We explore using (a) 3D DRAM as main memory with PCM as backing store and (b) 3D DRAM as the Last Level Cache and PCM as the main memory. In each of these configurations, since the proposed main memories are significantly faster than today's off-chip 2D DRAMs for main memory and either flash memory based SSDs or magnetic hard drives for secondary storage, we will introduce hardware assistance for virtual to physical address translation and to speed up page-fault handling.
We use Simics, a full system simulator and benchmarks from both SPEC 2006 and OLTP suites to evaluate our designs. Our experiments measure energy consumed and execution performance; we use CACTI for obtaining energy and latency values for our memory configurations.
References
[1]
Qureshi, M., Gurumurthi, S., Rajendran, B.: Phase Change Memory — from Devices to Systems. M. & C. Publishers, Morgan & Claypool Publishers (2011)
[2]
Qureshi, M., Srinivasan, V., Rivers, J.A.: Scalable high performance main memory system using phase change memory tecnology. In: Proceedings of ISCA 2009, pp. 24—33 (2009)
[3]
Qureshi, M.: Improving read performance of phase change memories via write cancellation and write pausing. In: Proceedings of HPCA 2010, pp. 1—11 (2010)
[4]
Quereshi, M., Franceschini, M., Jagmohan, A., Lastras, L.: PreSET: Improving performance of phase change memories by exploiting asymmetry in write times. In: ISCA 2012, pp. 380—391 (2012)
[5]
Wulf, W.A., McKee, S.A.: Hitting the Memory Wall: Implications of the Obvious. Computer Architecture Newsä23(1), 20—24 (1995)
[6]
Lau, J.: Through-Silicon Vias for 3D Integration. McGraw-Hill Professional (2012)
[7]
Lecarpentier, G., Vos, J.D.: Die 2 Die Bonding, SET S.A.S. (Smart Equipment Technology), 131 Impasse Barteudet, 74490 Saint Jeoire, France & IMEC, Kapeldreef 75, Leuven B-3001, Belgium (2012)
[8]
Loh, G.: Computer architecture for Die Stacking. In: International Symposium on VLSI Technology, Systems and Applications, pp. 1—2, Hsinchu, Taiwan (2012)
[9]
Liu, C.: Bridging the processor-memory gap with 3D IC technology. IEEE Design and Test, 564—565 (2005)
[10]
Sun, H.: 3D DRAM design and application to 3D multicore systems. IEEE Design & Test of Computers, 36——46 (2009)
[11]
Weis, C.: Design space exploration for 3D-stacked DRAMs. In: Proceedings of DATE-11 (2001)
[12]
Loh, G.: 3D-Stacked Memory Architectures for Multi-core Processors. In: 35th International Symposium on Computer Architecture, ISCA 2008, pp. 453—464 (2008)
[13]
Lee, B.C., Ipek, E., Mutlu, O., Burger, D.: Architecting phase change memory as a scalable dram alternative. Sigarc Comput. Archit. Newsä3(37), 2—13 (2009)
[14]
Barr, T., Cox, A., Rixner, S.: Translation caching: skip, don't walk (the page table). In: ISCA 2010, Saint-Melo, pp. 48—59 (2010)
[15]
Wilton, S.J.E., Jouppi, N.: CACTI: an enhanced cache access and cycle time model. IEEE Journal of Solid-State Circuitsä31(5), 677—688 (1996)
[16]
Sherman, J., Kavi, K., Potter, B., Ignatowski, M.: A Multi-core Memory Organization for 3-D DRAM as Main Memory. In: Kubátová, H., Hochberger, C., Danĕk, M., Sick, B. (eds.) ARCS 2013. LNCS, vol.ä7767, pp. 62—73. Springer, Heidelberg (2013)
[17]
Xiangyu, D., Cong, X., Yuan, X., Norman, P.J.: NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Nonvolatile Memory. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systemsä31(7), 994—1007 (2012)
- 3D DRAM and PCMs in Processor Memory Hierarchy
Recommendations
Memory organizations for 3D-DRAMs and PCMs in processor memory hierarchy
In this paper, we describe and evaluate three possible architectures for using 3D-DRAMs and PCMs in the processor memory hierarchy. We explore: (i) using 3D-DRAM as main memory with PCM as backing store; (ii) using 3D-DRAM as the Last Level Cache and ...
New memory organizations for 3d DRAM and PCMs
ARCS'12: Proceedings of the 25th international conference on Architecture of Computing SystemsThe memory wall (the gap between processing and storage speeds) remains a concern to computer systems designers. Caches have played a key role in hiding the performance gap by keeping recently accessed information in fast memories closer to the ...
Architecting phase change memory as a scalable dram alternative
Memory scaling is in jeopardy as charge storage and sensing mechanisms become less reliable for prevalent memory technologies, such as DRAM. In contrast, phase change memory (PCM) storage relies on scalable current and thermal mechanisms. To exploit PCM'...
Comments
Information & Contributors
Information
Published In
Publisher
Springer-Verlag
Berlin, Heidelberg
Publication History
Published: 25 February 2014
Author Tags
Qualifiers
- Article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 22 Feb 2025