research-article

Hardware-Software Cosynthesis for Microcontrollers

Authors:

Thomas BennerAuthors Info & Claims

IEEE Design & Test, Volume 10, Issue 4

Pages 64 - 75

https://doi.org/10.1109/54.245964

Published: 01 October 1993 Publication History

Abstract

The authors present a software-oriented approach to hardware-software partitioning which avoids restrictions on the software semantics as well as an iterative partitioning process based on hardware extraction controlled by a cost function. This process is used in Cosyma, an experimental cosynthesis system for embedded controllers. As an example, the extraction of coprocessors for loops is demonstrated. Results are presented for several benchmark designs.

References

[1]

1. M.B. Srivastava and R.W. Brodersen, "Rapid-Prototyping of Hardware and Software in a Unified Framework," Proc. Int'l Conf. Computer-Aided Design, IEEE Computer Society Press, Los Alamitos, Calif., 1991, pp. 152-155.

[2]

2. K. Buchenrieder and C. Veith, "CODES: A Practical Concurrent Design Environment," handout from Int'l Workshop on Hardware-Software Codesign, Estes Park, Colo., Oct. 1992.

[3]

3. P. Windirsch et al., "Application-Specific Microelectronics for Mechatronic Systems," Proc. Third European Design Automation Conf., IEEE CS Press, 1992, pp. 194-199.

Digital Library

[4]

4. E. Barros and W. Rosenstiel, "A Method for Hardware/Software Partitioning," Proc. Compeuro, IEEE CS Press, 1992.

[5]

5. E. Dirkes Lagnese and D.E. Thomas, "Architectural Partitioning for System-Level Design," Proc. 26th Design Automation Conf., IEEE CS Press, 1989, pp. 62-67.

Digital Library

[6]

6. P. Athanas and H.F. Silverman, "Processor Reconfiguration Through Instruction-Set Metamorphosis," Computer, Vol. 26, No. 3, Mar. 1993, pp. 11-18.

Digital Library

[7]

7. R.K. Gupta and G. De Micheli, "System-Level Synthesis Using Reprogrammable Components," Proc. Third European Conf. Design Automation, IEEE CS Press, 1992, pp. 2-7.

[8]

8. R.K. Gupta, C.N. Coelho, Jr., and G. De Micheli, "Synthesis and Simulation of Digital Systems Containing Interacting Hardware and Software Components," Proc. 29th Design Automation Conf., IEEE CS Press, 1992, pp. 225-234.

Digital Library

[9]

9. N. Woo, W. Wolf, and A. Dunlop, "Compilation of a Single Specification into Hardware," handout from Int'l Workshop Hardware-Software Codesign, Estes Park, Colo., Oct. 1992.

[10]

10. B. Dasarathy, "Timing Constraints of Real-Time Systems: Constructs for Expressing Them, Methods of Validating Them," IEEE Trans. Software Engineering , Jan. 1985, pp. 80-86.

Digital Library

[11]

11. G. De Micheli et al., "The Olympus Synthesis System," IEEE Design & Test of Computers, Vol. 7, No. 5, Oct. 1990, pp. 37-53.

Digital Library

[12]

12. T. Benner, J. Henkel, and R. Ernst, "Internal Representation of Embedded Hard-ware/Software Systems," to be published in Proc. Second IFIP Int'l Workshop Hardware/Software Code-sign , IFIP, Geneva, 1993.

[13]

13. W. Ye et al., "Fast Timing Analysis for Hardware-Software Cosynthesis," Proc. Int'l Conf. Computer Design, IEEE CS Press, 1993, pp. 452-457

[14]

14. R. Potasman, "Percolation-Based Synthesis," Proc. 27th Design Automation Conf., IEEE CS Press, 1990, pp. 444-449.

Digital Library

[15]

15. A.W. Aho, R. Sethi, and J.D. Ullmann, Compilers: Principles, Techniques and Tools, Addison-Wesley, Reading, Mass., 1986.

Digital Library

[16]

16. G. Glawe, Erstellen eines Code-Generators zur Umsetzung eines C-Syntax-Graphen in die Hardwarebschreibungssprache HardwareC {A Code Generator for the Translation of a C Syntax Graph in to the Hardware Description Language HardwareC}, master's thesis, Technical Univ. of Braunschweig, Germany, May 1993.

[17]

17. Cypress Semiconductor, Data Book, Cypress Semiconductor, San Jose, Calif., 1992.

[18]

18. C. Ricken, Optimierung der automatischen Einpegelung eines HDTV-Chromakey-Mischers {Optimization of an Automatic Color Level Control for an HDTV Chroma-key Blue Screen System}, master's thesis, Technical Univ. of Braunschweig, 1992.

[19]

19. U. Holtmann and R. Ernst, "Experiments with Low-Level Speculative Computation Based on Multiple Branch Prediction," IEEE Trans. VLSI Systems, Sept. 1993.

Cited By

Zheng XLiang SXiong X(2021)A hardware/software partitioning method based on graph convolution networkDesign Automation for Embedded Systems10.1007/s10617-021-09255-925:4(325-351)Online publication date: 1-Dec-2021
https://dl.acm.org/doi/10.1007/s10617-021-09255-9
Hou NHe FZhou YChen Y(2020)An efficient GPU-based parallel tabu search algorithm for hardware/software co-designFrontiers of Computer Science: Selected Publications from Chinese Universities10.1007/s11704-019-8184-314:5Online publication date: 1-Oct-2020
https://dl.acm.org/doi/10.1007/s11704-019-8184-3
Hou NYan XHe F(2019)A survey on partitioning models, solution algorithms and algorithm parallelization for hardware/software co-designDesign Automation for Embedded Systems10.1007/s10617-019-09220-723:1-2(57-77)Online publication date: 1-Jun-2019
https://dl.acm.org/doi/10.1007/s10617-019-09220-7
Show More Cited By

Recommendations

Hardware-software cosynthesis for microcontrollers
Readings in hardware/software co-design

The authors present a software-oriented approach to hardware-software partitioning, which avoids restrictions on the software semantics, and an iterative partitioning process based on " hardware extraction" controlled by a cast function. This process is ...
A prototyping system for verification and evaluation in hardware-software cosynthesis
RSP '95: Proceedings of the Sixth IEEE International Workshop on Rapid System Prototyping (RSP'95)

We present a system emulator for rapid prototyping of small embedded HW/SW-systems with hard timing constraints generated by a HW/SW cosynthesis system. It consists of a standard core processor and an application specific coprocessor, which is emulated ...
Hardware/software cosynthesis: multiple constraint satisfaction and component retrieval
ICECCS '96: Proceedings of the 2nd IEEE International Conference on Engineering of Complex Computer Systems

Hardware/software cosynthesis is a complex process that involves transforming a high-level system specification to an implemented hardware/software system that meets the specification constraints. One phase of the cosynthesis process is described: ...

Comments

Information & Contributors

Information

Published In

cover image IEEE Design & Test

IEEE Design & Test Volume 10, Issue 4

October 1993

86 pages

ISSN:0740-7475

Issue’s Table of Contents

Copyright © Copyright © 1993 IEEE. All Rights Reserved.

Publisher

IEEE Computer Society Press

Washington, DC, United States

Publication History

Published: 01 October 1993

Qualifiers

Research-article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

236
Total Citations
View Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 03 Sep 2024

Other Metrics

View Author Metrics

Citations

Cited By

Zheng XLiang SXiong X(2021)A hardware/software partitioning method based on graph convolution networkDesign Automation for Embedded Systems10.1007/s10617-021-09255-925:4(325-351)Online publication date: 1-Dec-2021
https://dl.acm.org/doi/10.1007/s10617-021-09255-9
Hou NHe FZhou YChen Y(2020)An efficient GPU-based parallel tabu search algorithm for hardware/software co-designFrontiers of Computer Science: Selected Publications from Chinese Universities10.1007/s11704-019-8184-314:5Online publication date: 1-Oct-2020
https://dl.acm.org/doi/10.1007/s11704-019-8184-3
Hou NYan XHe F(2019)A survey on partitioning models, solution algorithms and algorithm parallelization for hardware/software co-designDesign Automation for Embedded Systems10.1007/s10617-019-09220-723:1-2(57-77)Online publication date: 1-Jun-2019
https://dl.acm.org/doi/10.1007/s10617-019-09220-7
Wang AChen LXu W(2017)XProACM SIGARCH Computer Architecture News10.1145/3140659.308021945:2(69-80)Online publication date: 24-Jun-2017
https://dl.acm.org/doi/10.1145/3140659.3080219
Wang AChen LXu W(2017)XProProceedings of the 44th Annual International Symposium on Computer Architecture10.1145/3079856.3080219(69-80)Online publication date: 24-Jun-2017
https://dl.acm.org/doi/10.1145/3079856.3080219
Govil NShrestha RRoy Chowdhury S(2017)PGMAMicroprocessors & Microsystems10.1016/j.micpro.2017.09.00254:C(83-96)Online publication date: 1-Oct-2017
https://dl.acm.org/doi/10.1016/j.micpro.2017.09.002
Shi WWu JLam SSrikanthan T(2016)Algorithms for bi-objective multiple-choice hardware/software partitioningComputers and Electrical Engineering10.1016/j.compeleceng.2016.01.00650:C(127-142)Online publication date: 1-Feb-2016
https://dl.acm.org/doi/10.1016/j.compeleceng.2016.01.006
Paulino NFerreira JBispo JCardoso JNebel WAtienza D(2015)Transparent acceleration of program execution using reconfigurable hardwareProceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition10.5555/2755753.2757061(1066-1071)Online publication date: 9-Mar-2015
https://dl.acm.org/doi/10.5555/2755753.2757061
Li TShafique MRehman SRadhakrishnan SRagel RAmbrose JHenkel JParameswaran SMacii E(2013)CSERProceedings of the Conference on Design, Automation and Test in Europe10.5555/2485288.2485460(707-712)Online publication date: 18-Mar-2013
https://dl.acm.org/doi/10.5555/2485288.2485460
Wu JWang PLam SSrikanthan T(2013)Efficient heuristic and tabu search for hardware/software partitioningThe Journal of Supercomputing10.1007/s11227-013-0888-966:1(118-134)Online publication date: 1-Oct-2013
https://dl.acm.org/doi/10.1007/s11227-013-0888-9
Show More Cited By

View Options

View options

Media

Figures

Other

Tables

View Issue’s Table of Contents