research-article

Coarse-Grain Coherence Tracking: RegionScout and Region Coherence Arrays

Authors:

Babak FalsafiAuthors Info & Claims

IEEE Micro, Volume 26, Issue 1

Pages 70 - 79

Published: 01 January 2006 Publication History

Publisher Site

Abstract

Coarse-grain coherence tracking is a new technique that extends a conventional coherence mechanism and optimizes coherence enforcement. It monitors the coherence status of large regions of memory and uses that information to avoid unnecessary broadcasts and filter unnecessary cache tag lookups, thus improving system performance and power consumption.

References

[1]

A. Charlesworth, "The Sun Fireplane System Interconnect," Proc. Conf. Supercomputing (SC 01), ACM Press, 2001, p. 7.

Digital Library

Google Scholar

[2]

J. Tendler, S. Dodson, and S. Fields, IBM eServer Power4 System Microarchitecture, tech. white paper, IBM Server Group, 2001.

Google Scholar

[3]

A. Moshovos et al., "JETTY: Filtering Snoops for Reduced Energy Consumption in SMP Servers," Proc. 7th Int'l Symp. High Performance Computer Architecture (HPCA 01), IEEE Press, 2001, pp. 85-96.

Digital Library

Google Scholar

[4]

A. Moshovos, "RegionScout: Exploiting Coarse Grain Sharing in Snoop-Based Coherence," Proc. Int'l Symp. Computer Architecture (ISCA 05), ACM Press, 2005, pp. 234-245.

Digital Library

Google Scholar

[5]

J. Cantin, M. Lipasti, and J. Smith, "Improving Multiprocessor Performance with Coarse-Grain Coherence Tracking," Proc. Int'l Symp. Computer Architecture (ISCA 05), ACM Press, 2005, pp. 246-257.

Digital Library

Google Scholar

[6]

H. Cain et al., "Precise and Accurate Processor Simulation," Proc. Workshop Computer Architecture Evaluation Using Commercial Workloads, 2002,

Google Scholar

[7]

Y. Chou, L. Spracklen, and S. G. Abraham, "Store Memory-Level Parallelism Optimizations for Commercial Applications," Proc. 38th Ann. IEEE/ACM Int'l Symp. Microarchitecture (Micro-38), IEEE Press, 2005, pp. 183-196.

Digital Library

Google Scholar

[8]

A. Moshovos et al., "JETTY: Filtering Snoops for Reduced Energy Consumption in SMP Servers," Proc. 7th Int'l Symp. High Performance Computer Architecture (HPCA 01), IEEE Press, 2001, pp. 85-96.

Digital Library

Google Scholar

[9]

M. Ekman, F. Dahlgren, and P. Stenström, "TLB and Snoop Energy-Reduction Using Virtual Caches in Low-Power Chip-Multiprocessors," Proc. Int'l Symp. Low Power Electronics and Design (ISLPED 02), ACM Press, 2002, pp. 243-246.

Digital Library

Google Scholar

[10]

C. May et al. (eds.) The PowerPC Architecture: A Specification for a New Family of RISC Processors (2nd ed.), Morgan Kaufmann, 1994.

Digital Library

Google Scholar

Cited By

View all

Alsop JNa WSinclair MGrayson SAdve S(2022)A Case for Fine-grain Coherence Specialization in Heterogeneous SystemsACM Transactions on Architecture and Code Optimization10.1145/353081919:3(1-26)Online publication date: 22-Aug-2022
https://dl.acm.org/doi/10.1145/3530819
Alsop JSinclair MAdve S(2018)SpandexProceedings of the 45th Annual International Symposium on Computer Architecture10.1109/ISCA.2018.00031(261-274)Online publication date: 2-Jun-2018
https://dl.acm.org/doi/10.1109/ISCA.2018.00031
Huang CKumar RElver MGrot BNagarajan VHsu WYang CLipasti MLee H(2016)C3DThe 49th Annual IEEE/ACM International Symposium on Microarchitecture10.5555/3195638.3195681(1-12)Online publication date: 15-Oct-2016
https://dl.acm.org/doi/10.5555/3195638.3195681
Show More Cited By

Index Terms

Coarse-Grain Coherence Tracking: RegionScout and Region Coherence Arrays

Recommendations

Coarse-grain coherence tracking
Improving Multiprocessor Performance with Coarse-Grain Coherence Tracking
ISCA '05: Proceedings of the 32nd annual international symposium on Computer Architecture

To main coherence in conventional shared-memory multiprocessor systems, processors first check other proessors' caches before obtaining data from memory. This coherence checking adds latency to memory requests and leads to large amounts of interconnect ...
Multi-grain coherence directories
MICRO-46: Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture

Conventional directory coherence operates at the finest granularity possible, that of a cache block. While simple, this organization fails to exploit frequent application behavior: at any given point in time, large, continuous chunks of memory are often ...

Comments

Information & Contributors

Information

Published In

IEEE Micro Volume 26, Issue 1

January 2006

136 pages

ISSN:0272-1732

Issue’s Table of Contents

Publisher

IEEE Computer Society Press

Washington, DC, United States

Publication History

Published: 01 January 2006

Author Tags

Qualifiers

Research-article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

15
Total Citations
View Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 06 Oct 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Alsop JNa WSinclair MGrayson SAdve S(2022)A Case for Fine-grain Coherence Specialization in Heterogeneous SystemsACM Transactions on Architecture and Code Optimization10.1145/353081919:3(1-26)Online publication date: 22-Aug-2022
https://dl.acm.org/doi/10.1145/3530819
Alsop JSinclair MAdve S(2018)SpandexProceedings of the 45th Annual International Symposium on Computer Architecture10.1109/ISCA.2018.00031(261-274)Online publication date: 2-Jun-2018
https://dl.acm.org/doi/10.1109/ISCA.2018.00031
Huang CKumar RElver MGrot BNagarajan VHsu WYang CLipasti MLee H(2016)C3DThe 49th Annual IEEE/ACM International Symposium on Microarchitecture10.5555/3195638.3195681(1-12)Online publication date: 15-Oct-2016
https://dl.acm.org/doi/10.5555/3195638.3195681
Esteve ARos ARobles AGómez MDuato J(2016)TokenTLBProceedings of the 2016 International Conference on Supercomputing10.1145/2925426.2926280(1-13)Online publication date: 1-Jun-2016
https://dl.acm.org/doi/10.1145/2925426.2926280
Valls JRos ASahuquillo JGomez M(2015)PS-CacheThe Journal of Supercomputing10.1007/s11227-014-1288-571:1(67-86)Online publication date: 1-Jan-2015
https://dl.acm.org/doi/10.1007/s11227-014-1288-5
Ancajas DChakraborty KRoy SMacii E(2013)Proactive aging management in heterogeneous NoCs through a criticality-driven routing approachProceedings of the Conference on Design, Automation and Test in Europe10.5555/2485288.2485536(1032-1037)Online publication date: 18-Mar-2013
https://dl.acm.org/doi/10.5555/2485288.2485536
Wang ZShan SCao TGu JXu YMu SXie YJiménez D(2013)WADEACM Transactions on Architecture and Code Optimization10.1145/2541228.255530710:4(1-21)Online publication date: 1-Dec-2013
https://dl.acm.org/doi/10.1145/2541228.2555307
Jerger NDe Micheli GAl-Hashimi BMueller WMacii E(2010)SigNetProceedings of the Conference on Design, Automation and Test in Europe10.5555/1870926.1871260(1378-1383)Online publication date: 8-Mar-2010
https://dl.acm.org/doi/10.5555/1870926.1871260
Kelm JJohnson MLumettta SPatel SSalapura VGschwind MKnoop J(2010)WAYPOINTProceedings of the 19th international conference on Parallel architectures and compilation techniques10.1145/1854273.1854291(99-110)Online publication date: 11-Sep-2010
https://dl.acm.org/doi/10.1145/1854273.1854291
Young JMakineni SIyer RNewell DMoga A(2008)To Snoop or Not to SnoopProceedings of the 14th international Euro-Par conference on Parallel Processing10.1007/978-3-540-85451-7_16(141-150)Online publication date: 26-Aug-2008
https://dl.acm.org/doi/10.1007/978-3-540-85451-7_16
Show More Cited By

Abstract

References

Cited By

Index Terms

Recommendations