Article

Gain-based technology mapping for discrete-size cell libraries

Authors:

Yosinori Watanabe,

Alex Kondratyev,

Malgorzata Marek-SadowskaAuthors Info & Claims

DAC '03: Proceedings of the 40th annual Design Automation Conference

Pages 574 - 579

https://doi.org/10.1145/775832.775979

Published: 02 June 2003 Publication History

Abstract

In this paper we describe a technology mapping technique based on the logical effort theory [13]. First, we appropriately characterize a given standard cell library and extract from it a set of cell classes. Each cell-class is assigned a constant-delay model and corresponding load-bounds, which define the conditions of the delay model's validity. Next, we perform technology mapping using the classes determined in the first step. We propose several effective area-optimization heuristics which allow us to apply our algorithm directly to general graphs. Experimental results show that our gain-based mapping algorithm achieves reduced delay with less area, compared to the mapper in SIS [15]. By adjusting the constant delay model associated with each class, we determine the area-delay trade-off curve. We achieve the best area-delay trade-off using a design-specific constant delay models.

References

[1]

F. Beeftink, P. Kudva, D. Kung, and L. Stok, "Gate-Size Selection for Standard Cell Libraries", in Proc ICCAD, 1998, pp. 545--550.

Digital Library

[2]

K. D. Boese, A. B. Kahng, and S. Mantik, "On the relevance of Wire Load Models", Proc. SLIP 2001, pp. 91--98.

Digital Library

[3]

K. Chaudhary, M. Pedram, "A Near-Optimal Algorithm for Technology Mapping Minimizing Area under Delay Constraints", in Proc. DAC, 1992, pp. 492--498.

Digital Library

[4]

J. Grodstein, E. Lehman, H. Harkness, B. Grundmann, Y. Watanabe, "A Delay Model for Logic Synthesis of Continuously-Sized Networks", in Proc. ICCAD, pp. 458--462, 1995.

Digital Library

[5]

C. M. Hoffman and M. J. O'Donnell, "Pattern Matching in Trees", Journal of the Association for Computing Machinary, pages 68--95, January 1982.

Digital Library

[6]

D. J. Jongeneel, R. Otten, Y. Watanabe, and R. K. Brayton, "Area and Search Space Control for Technology Mapping", DAC 2000.

Digital Library

[7]

K. Keutzer, "DAGON: Technology Binding and Local Optimization by DAG Matching". Proc DAC, 1987, pp.341--347.

Digital Library

[8]

Y. Kukimoto, R. K. Brayton, P. Sawkar, "Delay-optimal technology mapping by dag covering", Proc. DAC, June 1998.

Digital Library

[9]

E. Lehman, Y. Watanabe, J. Grodstein, and H. Harkness, "Logic Decomposition during Technology Mapping", IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, pages 813--833, 1997.

Digital Library

[10]

A. Lu, G. Stenz, H. Eisenmann, F. M. Johannes, "Technology mapping for simultaneous gate and interconnect Optimization", IEE Proc. -Comput. Digit. Tech. Vol. 146, No. 1. 1, Jan. 1999.

[11]

P. Rezvani, A. H. Ajami, M. Pedram, and H. Savoj, "LEOPARD: A Logical Effort-based fanout OPtimizer for Area and Delay", in Proc. ICCAD, 1999, pp. 516--518.

Digital Library

[12]

R. Rudell, "Logic Synthesis for VLSI Design", Memo UCB/ERL M89/49, U. C. Berkeley, 1989.

[13]

I. Sutherland, R. Sproull, "The theory of logical effort: designing for speed on the back of an envelope", Advanced Research in VLSI, 1991.

Digital Library

[14]

L. Stok, M. A. Iyer, and A.J. Sullivan, "Wavefront technology mapping", Proc. DATE, pp. 531--536, 1999.

Digital Library

[15]

E. Sentovich, K. Singh, C. Moon, H. Savoj, R. Brayton, and A. Sangiovanni-Vincentelli, "Sequential circuit design using synthesis and optimization", in IEEE Int. Conf. Comput. Design, 1992.

Digital Library

[16]

H. J. Touati, "Performance Oriented Technology Mapping", Ph. D thesis, UC Berkeley, 1990, pp. 79--97.

Digital Library

Cited By

Liu JNi LLi XZhou MChen LLi XZhao QMa S(2023)AiMap: Learning to Improve Technology Mapping for ASICs via Delay Prediction2023 IEEE 41st International Conference on Computer Design (ICCD)10.1109/ICCD58817.2023.00059(344-347)Online publication date: 6-Nov-2023
https://doi.org/10.1109/ICCD58817.2023.00059
KAWAGUCHI JMASHIKO HKOHIRA Y(2016)Technology Mapping Method Using Integer Linear Programming for Low Power Consumption and High Performance in General-Synchronous FrameworkIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences10.1587/transfun.E99.A.1366E99.A:7(1366-1373)Online publication date: 2016
https://doi.org/10.1587/transfun.E99.A.1366
Amelifard BFallah FPedram M(2009)Low-power fanout optimization using multi threshold voltages and multi channel lengthsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2009.201399228:4(478-489)Online publication date: 1-Apr-2009
https://dl.acm.org/doi/10.1109/TCAD.2009.2013992
Show More Cited By

Index Terms

Gain-based technology mapping for discrete-size cell libraries
1. Applied computing
  1. Arts and humanities
    1. Architecture (buildings)
      1. Computer-aided design
  2. Physical sciences and engineering
    1. Engineering
      1. Computer-aided design

Recommendations

Decomposition and technology mapping of speed-independent circuits using Boolean relations
ICCAD '97: Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design

Presents a new technique for the decomposition and technology mapping of speed-independent circuits. An initial circuit implementation is obtained in the form of a netlist of complex gates, which may not be available in the design library. The proposed ...
DAG based library-free technology mapping
GLSVLSI '07: Proceedings of the 17th ACM Great Lakes symposium on VLSI

This paper proposes a library-free technology mapping algorithm to reduce delay in combinational circuits. The algorithm reduces the overall number of series transistors through the longest path, considering that each cell network has to obey to a ...
Optimal clock period FPGA technology mapping for sequential circuits

We study the technology mapping problem for sequential circuits for look-up table (LUT) based field programmable gate arrays (FPGAs). Existing approaches to the problem simply remove the flip-flops (FFs), then map the remaining combinational logic, and ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

DAC '03: Proceedings of the 40th annual Design Automation Conference

June 2003

1014 pages

ISBN:1581136889

DOI:10.1145/775832

General Chair:
Ian Getreu
Ambric Inc., Portland, OR
,
Program Chairs:
Limor Fix
Intel Semiconductors Ltd., Haifa, Israel
,
Luciano Lavagno
Cadence Berkeley Labs., Berkeley, CA

Copyright © 2003 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

SIGDA: ACM Special Interest Group on Design Automation

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 02 June 2003

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Article

Conference

DAC03

Sponsor:

SIGDA

DAC03: 2003 40th Annual Design Automation Conference

June 2 - 6, 2003

CA, Anaheim, USA

Acceptance Rates

DAC '03 Paper Acceptance Rate 152 of 628 submissions, 24%;

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

10
Total Citations
View Citations
388
Total Downloads

Downloads (Last 12 months)3
Downloads (Last 6 weeks)0

Reflects downloads up to 29 Jul 2024

Other Metrics

View Author Metrics

Citations

Cited By

Liu JNi LLi XZhou MChen LLi XZhao QMa S(2023)AiMap: Learning to Improve Technology Mapping for ASICs via Delay Prediction2023 IEEE 41st International Conference on Computer Design (ICCD)10.1109/ICCD58817.2023.00059(344-347)Online publication date: 6-Nov-2023
https://doi.org/10.1109/ICCD58817.2023.00059
KAWAGUCHI JMASHIKO HKOHIRA Y(2016)Technology Mapping Method Using Integer Linear Programming for Low Power Consumption and High Performance in General-Synchronous FrameworkIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences10.1587/transfun.E99.A.1366E99.A:7(1366-1373)Online publication date: 2016
https://doi.org/10.1587/transfun.E99.A.1366
Amelifard BFallah FPedram M(2009)Low-power fanout optimization using multi threshold voltages and multi channel lengthsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2009.201399228:4(478-489)Online publication date: 1-Apr-2009
https://dl.acm.org/doi/10.1109/TCAD.2009.2013992
Singh AOrshansky M(2008)Logic synthesis for reducing leakage power consumption under workload uncertaintyProceedings of the 12th WSEAS international conference on Circuits10.5555/1576429.1576496(351-355)Online publication date: 22-Jul-2008
https://dl.acm.org/doi/10.5555/1576429.1576496
Karandikar SSapatnekar S(2008)Technology Mapping Using Logical Effort for Solving the Load-Distribution ProblemIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2007.90706727:1(45-58)Online publication date: 1-Jan-2008
https://dl.acm.org/doi/10.1109/TCAD.2007.907067
(2007)Congestion Optimization During Technology Mapping and Logic SynthesisRouting Congestion in VLSI Circuits: Estimation and Optimization10.1007/0-387-48550-3_6(189-229)Online publication date: 2007
https://doi.org/10.1007/0-387-48550-3_6
Singh AMani MPuri ROrshansky MSentovich E(2006)Gain-based technology mapping for minimum runtime leakage under input vector uncertaintyProceedings of the 43rd annual Design Automation Conference10.1145/1146909.1147046(522-527)Online publication date: 24-Jul-2006
https://dl.acm.org/doi/10.1145/1146909.1147046
Stamenkovic Z(2006)System-on-Chip Design: Engineering or Art2006 25th International Conference on Microelectronics10.1109/ICMEL.2006.1650978(372-379)Online publication date: 2006
https://doi.org/10.1109/ICMEL.2006.1650978
Karandikar SSapatnekar S(2005)Fast comparisons of circuit implementationsIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2005.86272713:12(1329-1339)Online publication date: 1-Dec-2005
https://dl.acm.org/doi/10.1109/TVLSI.2005.862727
Karandikar SSapatnekar S(2004)Logical effort based technology mappingProceedings of the 2004 IEEE/ACM International conference on Computer-aided design10.1109/ICCAD.2004.1382611(419-422)Online publication date: 7-Nov-2004
https://dl.acm.org/doi/10.1109/ICCAD.2004.1382611

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents