Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
Skip to main content
  • Gerardo Abel Laguna-Sanchez received the Ph.D. degree (2010) from National Polytechnic Institute (CIC-IPN, Mexico Cit... moreedit
Infografía y guía sucinta para la redacción de un documento técnico o científico.
A small architecture for the practical implementation of a central processing unit (CPU) is proposed on the basis of an improved Post's Machine. The logical design of the digital system was developed by means of the Register Transfer... more
A small architecture for the practical implementation of a central processing unit (CPU) is proposed on the basis of an improved Post's Machine. The logical design of the digital system was developed by means of the Register Transfer Level (RTL) methodology, coded with VHDL language and implemented with a low cost field-programmable gate array (FPGA) development board. It was showed that it is possible to build, with relatively limited resources, a very basic microprocessor for general purposes. The Post's Machine is similar to Turing's machine but with minor complexity because of a shortest instruction set. The authors of this work believe, as the Russian mathematician Vladimir Andreyevich Uspenski (1930-2018), in the potential of Post's Machine as pedagogical resource, in the computational field, in order to experiment and verify the fundamental concepts of the computer algorithms. The improved Post's Machine, proposed and implemented by the authors, results in an instruction set with only eight operations.
Research Interests:
In this work, chaotic sequences with good auto-correlation properties are presented. The studied sequences are synthesized by means of the logistic map function and, been chaotic but fully deterministic, become a good alternative for... more
In this work, chaotic sequences with good auto-correlation properties are presented. The studied sequences are synthesized by means of the logistic map function and, been chaotic but fully deterministic, become a good alternative for well-known sequences, for example the Zadoff-Chu sequences, especially for small size sequences commonly used for frame synchronization purposes in digital communications systems. A new auto-correlation goodness metric is proposed, and it is employed as objective function in order to maximize the correlation goodness for short synchronization sequences synthesized by means the logistic map function.
En este articulo se presenta una introduccion sobre el manejo y alcance de la plataforma Google Course Builder para el desarrollo de cursos en linea. El desarrollo permite describir las posibilidades que ofrece la plataforma en el... more
En este articulo se presenta una introduccion sobre el manejo y alcance de la plataforma Google Course Builder para el desarrollo de cursos en linea. El desarrollo permite describir las posibilidades que ofrece la plataforma en el contexto de los modelos de clase inversa (flipped/inverted classroom) y de los cursos masivos abiertos en linea (MOOC, por sus siglas en ingles). Los contenidos y conocimientos expuestos, se presentan como una alternativa que contribuye a desarrollar la capacidad de emprender y construir de forma personalizada cursos en linea. Con el fin de fundamentar la investigacion, se realiza una breve resena de marcos teoricos y se comparten algunas impresiones con base de la experiencia docente del autor, despues de trabajar con cursos bajo el concepto clase inversa. Finalmente, se proporciona la referencia para el diseno de un curso tutorial en linea, construido con la plataforma Google Course Builder, para facilitar el camino y permitir un inicio rapido en el desa...
A basic pattern in the body plan architecture of many animals, plants and some molecular and cellular systems is five-part units. This pattern has been understood as a result of genetic blueprints in development and as a widely conserved... more
A basic pattern in the body plan architecture of many animals, plants and some molecular and cellular systems is five-part units. This pattern has been understood as a result of genetic blueprints in development and as a widely conserved evolutionary character. Despite some efforts, a definitive explanation of the abundance of pentagonal symmetry at so many levels of complexity is still missing. Based on both, a computational platform and a statistical spatial organization argument, we show that five-fold morphology is substantially different from other abundant symmetries like three-fold, four-fold and six-fold symmetries in terms of spatial interacting elements. We develop a measuring system to determine levels of spatial organization in 2D polygons (homogeneous or heterogeneous partition of defined areas) based in principles of regularity in a morphospace. We found that spatial organization of five-fold symmetry is statistically higher than all other symmetries studied here (thre...
ABSTRACT In this work a stability monitor based on a novel technique is presented. This monitor permits to launch general alarms indicating incipient high decay ratios (DR) and out-of-phase oscillations, in a simultaneous way time along.... more
ABSTRACT In this work a stability monitor based on a novel technique is presented. This monitor permits to launch general alarms indicating incipient high decay ratios (DR) and out-of-phase oscillations, in a simultaneous way time along. The implemented methodology to determine the estimations of DR and out-of-phase oscillations is based on the Multivariate Empirical Mode Decomposition (MEMD) processing the information obtained from all LPRMs located across the core of Boiling Water Reactor (BWR). The extracted modes with the MEMD, called the Intrinsic Mode Functions (IMFs), permit to tracking the oscillation associated to the density wave. The Case 9 (presenting high DRs and apparently out-of-phase oscillations simultaneously) from the Ringhals stability benchmark was used to show the effectiveness of the proposed methodology.
Manual de prácticas: Laboratorio para el curso Sistemas Basados en Microcontroladores
The computational power of a Graphics Processing Unit (GPU), relative to a single CPU, presents a promising alternative to write parallel codes in an efficient and economical way. Differential Evolution (DE) algorithm is a global... more
The computational power of a Graphics Processing Unit (GPU), relative to a single CPU, presents a promising alternative to write parallel codes in an efficient and economical way. Differential Evolution (DE) algorithm is a global optimization based on bio-inspired heuristic. DE has a good performance, low computational complexity and need few parameters. This article presents parallel implementation of this population-based heuristic, implemented on a NVIDIA GPU device with multi-thread support and using CUDA as the model of parallel programming for these case. Our goal is to give some insights about GPU’s parallel programming by a simple and almost straightforward parallel code, and compare the performance of DE algorithm running on a multithreading GPU. This work shows that with a parallel code and a NVIDIA GPU not only the execution time is reduced but also the convergence behavior to the global optimum may be changed in a significant manner with respect the original sequential c...
This work presents short chaotic sequences with good auto correlation properties. The studied sequences are synthesized by means of the logistic map function, and being chaotic but fully deterministic, become a good alternative to... more
This work presents short chaotic sequences with good auto correlation properties. The studied sequences are synthesized by means of the logistic map function, and being chaotic but fully deterministic, become a good alternative to well-known sequences, for example the Zadoff-Chu sequences, especially for small size sequences commonly used for frame synchronization purposes in digital communications systems. An innovative auto-correlation goodness metric is proposed, and it is employed as an objective function to maximize the correlation goodness for small synchronization sequences synthetized by means of the logistic map function.
This work presents short chaotic sequences with good auto correlation properties. The studied sequences are synthesized by means of the logistic map function, and being chaotic but fully deterministic, become a good alternative to... more
This work presents short chaotic sequences with good auto correlation properties. The studied sequences are synthesized by means of the logistic map function, and being chaotic but fully deterministic, become a good alternative to well-known sequences, for example the Zadoff-Chu sequences, especially for small size sequences commonly used for frame synchronization purposes in digital communications systems. An innovative auto-correlation goodness metric is proposed, and it is employed as an objective function to maximize the correlation goodness for small synchronization sequences synthetized by means of the logistic map function.
The Particle Swarm Optimization (PSO) algorithm is a well known alternative for global optimization based on a bio‐inspired heuristic. PSO has good performance, low computational complexity and few parameters. Heuristic techniques have... more
The Particle Swarm Optimization (PSO) algorithm is a well known alternative for global optimization based on a bio‐inspired heuristic. PSO has good performance, low computational complexity and few parameters. Heuristic techniques have been widely studied in the last twenty years and the scientific community is still interested in technological alternatives that accelerate these algorithms in order to apply them to bigger and more complex problems. This article presents an empirical study of some parallel variants for a PSO algorithm, implemented on a Graphic Process Unit (GPU) device with multi‐thread support and using the most recent model of parallel programming for these cases. The main idea is to show that, with the help of a multithreading GPU, it is possible to significantly improve the PSO algorithm performance by means of a simple and almost straightforward parallel programming, getting the computing power of cluster in a conventional personal computer.
... vol. 41, pp. 92–98, May 2003. [15] G. Pay and M. Safak, “Performance of dmt systemsunder impulsive noise,” in IEEE International Symposium on Power Line Communica-tions and Its Applications, 2001, pp. 109–114. [16] M ...
In recent years, the very large scale integration techniques applied to the manufacture of the new on-chip radio transceivers has carried some inherent product's imperfections. As a result, various undesirable deviations with... more
In recent years, the very large scale integration techniques applied to the manufacture of the new on-chip radio transceivers has carried some inherent product's imperfections. As a result, various undesirable deviations with respect to the specifications are expected to take place during the operation of these radio transceivers, especially due to imperfections on the Analog Front End (AFE) at radio
The huge computing power available in some graphic cards may be used to significantly speedup scientific computing compared with common parallel clusters. The low price and virtually ubiquitous Graphics Processing Units (GPU), in... more
The huge computing power available in some graphic cards may be used to significantly speedup scientific computing compared with common parallel clusters. The low price and virtually ubiquitous Graphics Processing Units (GPU), in conjunction with C style parallel programming tools, like CUDA (Compute Unified Device Architecture), allow the programmers to exploit their fine grain parallelism and multithreading management capacities to
ABSTRACT In this paper, the parameters extraction from the Volterra series to analyze the performance of a Digital Predistorter (DPD), for the Power Amplifier (PA) with memory, is introduced in two different ways: (1) different numerical... more
ABSTRACT In this paper, the parameters extraction from the Volterra series to analyze the performance of a Digital Predistorter (DPD), for the Power Amplifier (PA) with memory, is introduced in two different ways: (1) different numerical methods for the parameters extraction and (2) the fixed point numerical format implementation for this numerical method. The parameters in the Volterra Model are typically calculated based on the mean square error criteria. In this paper, we present some alternatives to reduce the complexity, number of operations, and a PA linearization time ,with DPD dealing with OFDM signals. The simulation results show that with the Volterra model, both the LMS and the VSS algorithms are faster and more effective to calculate the parameters and mantain their convergence properties for a 32-bits implementation.
ABSTRACT This article presents the main results and practical issues from a recent study about some parallel variants for a Particle Swarm Optimization (PSO) algorithm, implemented on a Graphic Process Unit (GPU) device with multi-thread... more
ABSTRACT This article presents the main results and practical issues from a recent study about some parallel variants for a Particle Swarm Optimization (PSO) algorithm, implemented on a Graphic Process Unit (GPU) device with multi-thread support and using CUDA (Compute Unified Device Architecture), the most recent model of parallel programming for these cases. It is shown that, with the help of a multithreading GPU, it is possible to significantly improve the PSO algorithm performance by means of a simple and straightforward parallel programming, getting the computing power similar to a cluster in a conventional personal computer. Particularly, we expose some practical considerations in order to get a good GPU application. PSO algorithm is a well known alternative for global optimization based on a bio-inspired heuristic, which, as a population-based one, is a good candidate to be parallelized. PSO algorithm has good performance, low computational complexity and few parameters. These heuristic techniques have been widely studied in the last twenty years and the scientific community is still interested in technological alternatives that accelerate these algorithms in order to apply them to bigger and more complex problems.
En este artículo se presenta el desarrollo práctico de un sistema mínimo, a partir de componentes discretos, con un microprocesador emblemático de 8 bits. Se detalla el diseño empleado y los componentes básicos de todo sistema computador.
Artículo que trata sobre la idea de los algoritmos que estiman funciones trigonométricas, por aproximaciones sucesivas, para su realización práctica en una computadora.
En este artículo, se presenta una propuesta de arquitectura para la realización práctica de un CPU a partir de una variante de la máquina de Post que, dada su relativa simplicidad, permite introducir de manera clara y concreta los... more
En este artículo, se presenta una propuesta de arquitectura para la realización práctica de un CPU a partir de una variante de la máquina de Post que, dada su relativa simplicidad, permite introducir de manera clara y concreta los conceptos básicos relativos al funcionamiento de todo procesador electrónico. El diseño lógico del sistema digital se desarrolló mediante la metodología RTL, se codificó con lenguaje VHDL y se probó con los recursos de una tarjeta de desarrollo FPGA de bajo costo. Se demostró que es posible construir, con recursos relativamente limitados, un sistema micro-procesado que permite adquirir el conocimiento y la experiencia necesaria para incursionar en el ámbito del diseño y realización de un microprocesador básico mediante los recursos disponibles en los actuales sistemas digitales completamente programables.

Palabras Claves: Arquitectura de CPU, Máquina de Post, Metodología RTL, Micro-código.

Abstract In this paper, a simple CPU architecture is proposed. The proposal is derived from a Post machine variant. This work provides insight about the basic concepts concerning the electronic microprocessor operation in a clear and straightforward way. The logic design was developed by means the RTL methodology, coded with VHDL and tested on a cheap FPGA evaluation board. It is showed that is possible to build a practical microprocessor with relatively low resources. The approach on this work contributes with an illustrative example to design and build a basic microprocessor with the resources of the current programmable digital systems.
Se presenta una propuesta de arquitectura para la realización práctica de un CPU a partir de una variante de la máquina de Post que, dada su relativa simplicidad, permite introducir de manera clara y concreta los conceptos básicos... more
Se presenta una propuesta de arquitectura para la realización práctica de un CPU a partir de una variante de la máquina de Post que, dada su relativa simplicidad, permite introducir de manera clara y concreta los conceptos básicos relativos al funcionamiento de todo procesador electrónico. El diseño lógico del sistema digital se desarrolló mediante la metodología RTL, se codificó con lenguaje VHDL y se probó con los recursos de una tarjeta de desarrollo FPGA de bajo costo. Se demostró que es posible construir, con recursos relativamente limitados, un sistema micro-procesado que permite adquirir el conocimiento y la experiencia necesaria para incursionar en el ámbito del diseño y realización de un microprocesador básico mediante los recursos disponibles en los actuales sistemas digitales completamente programables.
El propósito de este trabajo se sintetiza básicamente como la búsqueda de respuesta a dos preguntas relacionadas con el mercado de capitales de México: - ¿De qué manera afecta el nivel de endeudamiento al valor de mercado del... more
El propósito de este trabajo se sintetiza básicamente como la búsqueda  de  respuesta  a  dos  preguntas  relacionadas con el mercado de capitales de México:

- ¿De qué manera afecta el nivel de endeudamiento al valor de mercado del capital accionario de una empresa?  Y...
- ¿Cuál es la actitud de la gerencia y/o accionistas ante el endeudamiento? 

La primera pregunta  se refiere a la perspectiva del valor desde el punto de vista de  quienes se encuentran afuera de la empresa, se trata de la perspectiva del mercado. La segunda pregunta se refiere al valor visto desde la perspectiva de quienes se encuentran al interior de la misma, de quienes toman las decisiones,  es decir de los accionistas propietarios que mantienen el control de la empresa.
 
Así, por una parte, el objetivo de este trabajo se centra alrededor del endeudamiento y su efecto sobre el valor del capital accionario, de acuerdo a la  percepción de quienes  toman las decisiones de financiamiento. Lo anterior a fin de obtener un bosquejo explicativo de la actitud de los propietarios ante el endeudamiento, así como de los hábitos de financiamiento que caracterizan a las empresas mexicanas.
 
Por otra parte, en el presente se estiman los cambios en el valor del capital accionario en función de  cambios en la estructura de capital, en base a la teoría financiera moderna, a fin de determinar el peso de la información relativa a la estructura de capital en la determinación del valor del capital accionario que se cotiza en la Bolsa Mexicana de Valores (BMV).

En particular, ambos análisis se realizan con información financiera y bursátil de las empresas más importantes que cotizan en la Bolsa Mexicana de Valores, y en el marco histórico alrededor de la devaluación de diciembre de 1994.  Evento por demás interesante, considerando que  la mayoría de las empresas que cotizan en la BMV mantienen  gran parte de su deuda contratada en dólares.

Al final, la metodología de cada estudio y los resultados obtenidos, perfilan y sugieren el verdadero peso de la estructura de capital  sobre el valor del capital accionario de las empresas mexicanas, tanto para quienes realizan las decisiones de financiamiento como para los inversionistas del mercado bursátil donde se cotizan las acciones.
El espíritu del este libro es mostrar que, al hacer uso de las actuales tecnologías de la información y las comunicaciones, en realidad somos beneficiarios de los logros y desarrollos acumulados por muchas generaciones de hombres y... more
El espíritu del este libro es mostrar que, al hacer uso de las actuales tecnologías de la información y las comunicaciones, en realidad somos beneficiarios de los logros y desarrollos acumulados por muchas generaciones de hombres y culturas formidables. Sin embargo, y a pesar de los avances logrados, aún quedan retos importantes que superar, tanto en lo técnico como en lo social. Así que, en el futuro, todavía tendremos mucho de que hablar respecto a las pujantes TIC y sus más insospechadas relaciones de causa y efecto.
In this monograph, the complete development of the design, implementation and programming of the prototype for a small central processing unit (CPU) is presented, based on an improved variant of Post's machine. Post's machine is a... more
In this monograph, the complete development of the design, implementation and programming of the prototype for a small central processing unit (CPU) is presented, based on an improved variant of Post's machine. Post's machine is a theoretical development similar to that of Alan Turing, the famous mathematician considered to be one of the fathers of modern computing, although developed by Emil Post in an entirely original and independent way. Post's machine is much simpler than Turing's, therefore, given its relative simplicity, it allows to introduce those interested, in a clear way, in the basic concepts related to the operation of virtually every modern digital CPU.
En esta monografía se presenta el desarrollo completo del diseño, puesta en marcha y programación del prototipo para una pequeña unidad central de procesamiento (CPU), a partir de una variante mejorada la Máquina de Post. La Máquina de... more
En esta monografía se presenta el desarrollo completo del diseño, puesta en marcha y programación del prototipo para una pequeña unidad central de procesamiento (CPU), a partir de una variante mejorada la Máquina de Post. La Máquina de Post es un desarrollo teórico similar al de Alan Turing, el famoso matemático considerado como uno de los padres de la computación moderna, aunque desarrollado por Emil Post en forma enteramente original e independiente. La Máquina de Post es mucho más simple que la de Turing, por lo tanto, dada su relativa simplicidad, permite introducir a los interesados, de manera clara, en los conceptos básicos relativos al funcionamiento de prácticamente todo CPU digital moderno.
Gerardo Abel Laguna-Sánchez y Rosa María Valdovinos-Rosas presentan una breve, pero sustanciosa, introducción a los conceptos básicos de una vertiente trans-disciplinaria del conocimiento, últimamente muy en boga, que se denomina... more
Gerardo Abel Laguna-Sánchez y Rosa María Valdovinos-Rosas presentan una breve, pero sustanciosa, introducción a los conceptos básicos de una vertiente trans-disciplinaria del conocimiento, últimamente muy en boga, que se denomina comúnmente como Ciencia de Datos.
Gerardo Laguna-Sánchez y Nareli Cruz-Cortés presentan una breve introducción histórica, teórica y práctica a una de las heurísticas bioinspiradas más emblemáticas de lo que hoy se conoce como inteligencia computacional: los algoritmos... more
Gerardo Laguna-Sánchez y Nareli Cruz-Cortés presentan una breve introducción histórica, teórica y práctica a una de las heurísticas bioinspiradas más emblemáticas de lo que hoy se conoce como inteligencia computacional: los algoritmos genéticos. Se inicia con el relato anecdótico que llevó a John Holland a programar las computadoras para emular el proceso de evolución de las especies y su aplicación en la ‘evolución’ de soluciones a problemas complejos. Se concluye con un ejemplo numérico de la aplicación de un algoritmo genético con el fin de que los lectores con una formación básica de programación puedan llevarlo a la práctica.
Para el diseño y construcción exitoso de un radio receptor simple, que opere con señales de radiofrecuencia (RF) de amplitud modulada (AM), se requiere tomar en cuenta algunos aspectos técnicos de especial importancia. En este breve... more
Para el diseño y construcción exitoso de un radio receptor simple, que opere con señales de radiofrecuencia (RF) de amplitud modulada (AM), se requiere tomar en cuenta algunos aspectos técnicos de especial importancia. En este breve documento se comentan cada uno de estos aspectos y se proponen un par de diseños simples, a fin de recibir, demodular y hacer audibles las señales de audio montadas sobre las portadoras de radiofrecuencia transmitidas por estaciones radiodifusoras de AM.
This article presents an epidemic model supported by agents and by intuitive and simple heuristic rules, using the Science of Complexity approach. The model was implemented in the NetLogo programming environment and is available for use.... more
This article presents an epidemic model supported by agents and by intuitive and simple heuristic rules, using the Science of Complexity approach. The model was implemented in the NetLogo programming environment and is available for use. It is verified that the dynamics that emerge from the simulations correspond to a profile of exponential growth in the total number of infected. The proposed model was used to evaluate the performance of two strategies for the containment of the propagation of an infectious disease: a) avoidance of close contacts and, b) detection and timely isolation of the newly infected people. The results of the simulations show that the best strategy is that of timely detection and isolation.
Research Interests: