Sy7208abc C80514
Sy7208abc C80514
Sy7208abc C80514
r
fo
• Accurate Reference: 0.6VREF
• Compact package: SOT23-6
Ordering Information
d
re
SY7208□(□□)□
Applications
pa
Temperature Code
re
Digital Camera
Ordering Number Package type Note
SY7208ABC SOT23-6 2A
en
f id
on
Typical Applications
.C
rp
Co
gy
er
Sil
AN_SY7208 Rev.0.95B Silergy Corp. Confidential- Prepared for Customer Use Only 1
AN_SY7208
Pinout (top view)
(SOT23-6)
Top Mark: CAxyz (Device code: CA, x=year code, y=week code, z= lot number code)
r
fo
FB 3 R2 between FB and GND to program the output voltage:
VOUT=0.6V*(R1/R2+1).
d
EN 4 Enable control. High to turn on the part. Don’t leave it floated.
re
NC 6 No connection.
pa
Block Diagram
re
l-P
tia
en
f id
on
.C
rp
Co
gy
er
Sil
AN_SY7208 Rev.0.95B Silergy Corp. Confidential- Prepared for Customer Use Only 2
AN_SY7208
Absolute Maximum Ratings (Note 1)
LX, IN, EN ---------------------------------------------------------------------------------------------------------- 26V
All other pins-------------------------- ------------------------------------------------------------------------------ 6V
Power Dissipation, PD @ TA = 25°C SOT23-6 ----------------------------------------------------------------- 0.6W
Package Thermal Resistance (Note 2)
θ JA -------------------------------------------------------------------------------------------------------- 170°C/W
θ JC -------------------------------------------------------------------------------------------------------- 130°C/W
Junction Temperature Range ------------------------------------------------------------------------------------- 125°C
Lead Temperature (Soldering, 10 sec.) ------------------------------------------------------------------------- 260°C
Storage Temperature Range ------------------------------------------------------------------------------------- -65°C to 150°C
ESD Susceptibility (Note 2)
HBM (Human Body Mode) ---------------------------------------------------------------------------------------2kV
MM (Machine Mode) ---------------------------------------------------------------------------------------------- 200V
Dynamic LX voltage in 50ns duration --------------------------------------------------------------------- IN+3V to GND-4V
r
Input Voltage Supply ------------------- --------------------------------------------------------------------------- 3V to 25V
fo
Junction Temperature Range ------------------------------------------------------------------------------------- -40°C to 125°C
d
Ambient Temperature Range ------------------------------------------------------------------------------------- -40°C to 85°C
re
pa
re
l-P
tia
en
f id
on
.C
rp
Co
gy
er
Sil
AN_SY7208 Rev.0.95B Silergy Corp. Confidential- Prepared for Customer Use Only 3
AN_SY7208
Electrical Characteristics
(VIN = 5V, VOUT=12V, IOUT=100mA, TA = 25°C unless otherwise specified)
r
UVLO Hysteresis UVLO,HYS 0.1 V
fo
Thermal Shutdown TSD 150 °C
Temperature
EN Rising Threshold VENH
d 2 V
re
EN Falling Threshold VENL 0.4 V
pa
EN Pin Input Current IEN 0 100 nA
Max Duty Cycle 90 %
re
l-P
Note 1: Stresses listed as the above “Absolute Maximum Ratings” may cause permanent damage to the device.
tia
These are for stress ratings. Functional operation of the device at these or any other conditions beyond those
indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating
en
conditions for extended periods may remain possibility to affect device reliability.
id
Note 2: θ JA is measured in the natural convection at TA = 25°C on a low effective single layer thermal
f
on
conductivity test board of JEDEC 51-3 thermal measurement standard. Test condition: Device mounted on 2” x 2”
FR-4 substrate PCB, 2oz copper, with minimum recommended pad on top layer and thermal vias to bottom layer
.C
ground plane.
Note 3: The device is not guaranteed to function outside its operating conditions.
rp
Co
AN_SY7208 Rev.0.95B Silergy Corp. Confidential- Prepared for Customer Use Only 4
AN_SY7208
Typical Performance Characteristics
r
fo
d
re
pa
re
l-P
tia
en
id
f
on
.C
rp
Co
gy
er
Sil
AN_SY7208 Rev. 0.95B Silergy Corp. Confidential- Prepared for Internal Use Only 5
AN_SY7208
Output Ripple
(VIN=5V, VOUT=12V,Iload=40mA)
LX
(5V/div)
VO(AC)
(0.1V/div)
IL
(0.5A/div)
Time(4us/div)
Output Ripple
r
fo
(VIN=5V, VOUT=12V,Iload=500mA)
d
re
LX
pa
(5V/div)
re
VO(AC)
l-P
(50mV/div)
tia
IL
(1A/div)
en
id
Time(400ns/div)
f
on
.C
rp
Co
gy
er
Sil
AN_SY7208 Rev. 0.95B Silergy Corp. Confidential- Prepared for Internal Use Only 6
AN_SY7208
r
2) The saturation current rating of the inductor must
fo
R2 = (R1 × 0.6V)/(VOUT − 0.6V) VOUT be selected to be greater than the peak inductor
current under full load conditions.
R1
d
0.6VFB
re
VOUT VIN(VOUT − VIN)
ISAT,MIN > × IOUT_MAX +
pa
R2 VIN 2 × FSW × L × VOUT
GND
re
ICIN_RMS = efficiency.
2 3 ⋅ L ⋅ FSW ⋅ VOUT
id
Soft-start(En Control)
Co
Output capacitor COUT: The SY7208 has a built-in soft-start to control the rise
The output capacitor is selected to handle the output rate of the output voltage and limit the input current
ripple noise requirements. Both steady state ripple and surge during IC start-up. 200us turn on delay time
gy
transient requirements must be taken into consideration before the initial soft-start, the typical soft-start time is
when selecting this capacitor. For the best performance, 1ms.
er
capacitor with 25V rating and more than two pcs 10uF Diode Selection
capacitor. Schottky diode is a good choice for high efficiency
operation because of its low forward voltage drop and
Boost inductor L: fast reverse recovery. The current rating of the diode
There are several considerations in choosing this must meet following:
inductor.
AN_SY7208 Rev. 0.95B Silergy Corp. Confidential- Prepared for Customer Use Only 7
AN_SY7208
2) CIN must be close to Pins IN and GND. The loop
The schottky diode reverse breakdown voltage should area formed by CIN and GND must be minimized.
be larger than the output voltage.
3) The PCB copper area associated with LX pin must
Layout Design: be minimized to avoid the potential noise problem.
The layout design of SY7208 regulator is relatively
simple. For the best efficiency and minimum noise 4) The components R1 and R2, and the trace
problems, we should place the following components connecting to the FB pin must NOT be adjacent to the
close to the IC: CIN, L, R1 and R2. LX net on the PCB layout to avoid the noise problem.
5) If the system chip interfacing with the EN pin has a
1) It is desirable to maximize the PCB copper area high impedance state at shutdown mode and the IN pin
connecting to GND pin to achieve the best thermal and is connected directly to a power source such as a Li-Ion
noise performance. If the board space allowed, a battery, it is desirable to add a pull down 1Mohm
ground plane is highly desirable. resistor between the EN and GND pins to prevent the
noise from falsely turning on the regulator at shutdown
mode.
r
fo
d
re
pa
re
l-P
tia
en
f id
on
.C
rp
Co
gy
er
Sil
AN_SY7208 Rev. 0.95B Silergy Corp. Confidential- Prepared for Customer Use Only 8
AN_SY7208
Design Specifications
Input Voltage (V) Input Current (A) Output Voltage (V) Test conditions
3~12 2 12 K close
Schematic
L1 D
VIN VOUT
C1 C2 IN LX R1 C3 C4
K
EN FB
R3 GND R2
r
fo
Quick Start Guide (Refer to Figure 3)
1.
d
Connect the output load to VOUT and GND output connectors. Preset the load current to between 0A and
re
0.5A.
pa
2. Preset the input supply to a voltage between 3V and 12V. Turn the supply off. Connect the input supply to
VIN and GND input connectors.
re
3. Short jumper K.
l-P
AN_SY7208 Rev. 0.95B Silergy Corp. Confidential- Prepared for Customer Use Only 9
AN_SY7208
PCB Layout
r
fo
(a) (b)
d
Figure 4. PCB Layout Plots: (a) top layer, (b) bottom layer
re
pa
BOM List
re
Designator
U1 2A, 1MHz Step up
tia
(SOT23-6)
en
C1 47uF/50V
f
(electronic capacitor)
on
AN_SY7208 Rev. 0.95B Silergy Corp. Confidential- Prepared for Customer Use Only 10
AN_SY7208
Output Voltage Ripple Test
A proper output ripple measurement should be done according to Figure 5 setup. Output voltage ripple should be
measured across the output ceramic cap near the IC.
1. Remove the ground clip and head of the probe. Wind thin wires around the ground ring of the probe. Solder the
end of the ground ring wire to the negative node of the C4. Touch the probe tip to the positive node of the C4. Refer
to Figure.5.
2. Minimize the loop formed by C4 terminals, probe tip and ground ring.
3. Change the probing direction to decouple the electromagnetic noise generated from the nearby inductor (Refer to
Figure.5).
r
fo
d
re
pa
re
AN_SY7208 Rev. 0.95B Silergy Corp. Confidential- Prepared for Customer Use Only 11
AN_SY7208
SOT23-6 Package outline & PCB layout design
1.90
2.80 - 3.10
2.40
1.50 - 1.70
2.70 - 3.00
r
fo
1.00
d
re
0.95 0.60 0.30 - 0.50
pa
Recommended Pad Layout
re
l-P
tia
0.01 - 0.1
0.25 REF
1.0 - 1.3
0.1 - 0.15
en
fid
on
0.95 TYP
.C
AN_SY7208 Rev. 0.95B Silergy Corp. Confidential- Prepared for Customer Use Only 12
AN_SY7208
Taping & Reel Specification
1. SOT23-6 (SOT26)
3.9/4.1 1.45/1.55
7.7/8.3
Feeding direction
r
fo
2. Carrier Tape & Reel specification for packages d
re
pa
Reel
Width
re
l-P
tia
en
Reel
id
Size
f
on
.C
rp
Co
gy
Package Tape width Pocket Reel size Reel Trailer Leader length Qty per
types (mm) pitch(mm) (Inch) width(mm) length(mm) (mm) reel
er
Sil
3. Others: NA
AN_SY7208 Rev. 0.95B Silergy Corp. Confidential- Prepared for Customer Use Only 13